Fiche technique pour OP292,492 de Analog Devices Inc.

u ANALOG DEVICES 3333 DDDDDDD EEEE EEEEEEE
Dual/Quad Single-Supply
Operational Amplifiers
Data Sheet OP292/OP492
Rev. D Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©1993–2015 Analog Devices, Inc. All rights reserved.
Technical Support www.analog.com
FEATURES
Single-supply operation: 4.5 V to 33 V
Input common-mode includes ground
Output swings to ground
High slew rate: 3 V/μs
High gain bandwidth: 4 MHz
Low input offset voltage
High open-loop gain
No phase inversion
APPLICATIONS
Disk drives
Mobile phones
Servo controls
Modems and fax machines
Pagers
Power supply monitors and controls
Battery-operated instrumentation
PIN CONFIGURATIONS
OUTA
1
–INA
2
+INA
3
–V
4
+V
8
OUTB
7
–INB
6
+INB
5
OP292
TOP VIEW
(Not to Scale)
00310-00
Figure 1. 8-Lead Narrow-Body SOIC (S-Suffix)
OUTA 1
–INA 2
+INA 3
+V 4
OUTD
14
–IND13
+IND
12
–V
11
+INB 5+INC
10
–INB 6–INC
9
OUTB 7OUTC8
OP492
TOP VIEW
(Not to Scale)
00310-002
Figure 2. 14-Lead Narrow-Body SOIC (S-Suffix)
GENERAL DESCRIPTION
The OP292/OP492 are low cost, general-purpose dual and quad
operational amplifiers designed for single-supply applications
and are ideal for 5 V systems.
Fabricated on Analog Devices, Inc., CBCMOS process, the
OP292/OP492 series has a PNP input stage that allows the input
voltage range to include ground. A BiCMOS output stage enables
the output to swing to ground while sinking current.
The OP292/OP492 series is unity-gain stable and features an
outstanding combination of speed and performance for single-
or dual-supply operation. The OP292/OP492 provide a high
slew rate, high bandwidth, with open-loop gain exceeding
40,000 and offset voltage under 0.8 mV (OP292) and 1 mV
(OP492). With these combinations of features and low supply
current, the OP292/OP492 series is an excellent choice for
battery-operated applications.
The OP292/OP492 series performance is specified for single- or
dual-supply voltage operation over the extended industrial
temperature range (−40°C to +125°C).
OP292/OP492 Data Sheet
Rev. D | Page 2 of 20
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications ....................................................................................... 1
Pin Configurations ........................................................................... 1
General Description ......................................................................... 1
Revision History ............................................................................... 2
Specifications ..................................................................................... 3
Electrical Characteristics ............................................................. 3
Absolute Maximum Ratings ............................................................ 6
Thermal Resistance ...................................................................... 6
ESD Caution .................................................................................. 6
Typical Performance Characteristics ............................................. 7
Applications Information .............................................................. 13
Phase Reversal ............................................................................. 13
Power Supply Considerations ................................................... 13
Typical Applications ....................................................................... 14
Direct Access Arrangement for Telephone Line Interface ... 14
Single-Supply Instrumentation Amplifier .............................. 14
DAC Output Amplifier .............................................................. 14
50 Hz/60 Hz Single-Supply Notch Filter ................................. 15
Four-Pole Bessel Low-Pass Filter ............................................. 15
Low Cost, Linearized Thermistor Amplifier .............................. 15
Single-Supply Ultrasonic Clamping/Limiting Receiver
Amplifier ..................................................................................... 16
Precision Single-Supply Voltage Comparator ........................ 16
Programmable Precision Window Comparator .................... 16
Outline Dimensions ....................................................................... 17
Ordering Guide .......................................................................... 17
REVISION HISTORY
8/15—Rev. C to Rev. D
Change to General Description Section ........................................ 1
Changes to Ordering Guide .......................................................... 17
5/09—Rev. B to Rev. C
Deleted 8-Lead PDIP and 14-Lead PDIP ........................ Universal
Changes to Features Section and General Description Section . 1
Changed VS = 5 V to VS = ±15 V .................................................... 4
Changes to Table 3 and Table 4 ....................................................... 6
Changes to Figure 21 Caption and Figure 24 Caption .............. 10
Changes to Figure 29 ...................................................................... 11
Changes to Figure 35 ...................................................................... 13
Deleted OP292 SPICE Macro-Model Section ............................ 14
Changes to Figure 38 ...................................................................... 14
Changes to Figure 39 and Figure 41............................................. 15
Deleted OP492 SPICE Macro-Model Section ............................ 16
Changes to Figure 44 ...................................................................... 16
Updated Outline Dimensions ....................................................... 17
Changes to Ordering Guide .......................................................... 17
10/02—Rev. A to Rev. B
Edits to Outline Dimensions ......................................................... 18
1/02—Rev. 0 to Rev. A
Deleted Wafer Test Limits ................................................................ 4
Deleted Dice Characteristics ............................................................ 4
Edits to Ordering Guide ................................................................ 20
Data Sheet OP292/OP492
SPECIFICATIONS
ELECTRICAL CHARACTERISTICS
VS = 5 V, V CM = 0 V, V O = 2 V, T A = 25°C, unless otherwise noted.
Table 1.
Parameter Symbol Conditions Min Typ Max Unit
INPUT CHARACTERISTICS
Offset Voltage
OP292 VOS 0.1 0.8 mV
−40°C ≤ T
A
+85°C
0.3
1.2
mV
−40°C ≤ TA ≤ +125°C 0.5 2.5 mV
OP492 VOS 0.1 1 mV
−40°C ≤ TA ≤ +85°C 0.3 1.5 mV
−40°C ≤ TA ≤ +125°C 0.5 2.5 mV
Input Bias Current IB 450 700 nA
−40°C ≤ TA ≤ +85°C 0.75 2.5 µA
−40°C ≤ TA ≤ +125°C 3.0 5.0 µA
Input Offset Current IOS 7 50 nA
−40°C ≤ TA ≤ +85°C 100 700 nA
−40°C ≤ TA ≤ +125°C 0.4 1.2 µA
Input Voltage Range
0
4.0
V
Common-Mode Rejection Ratio CMRR VCM = 0 V to 4.0 V 75 95 dB
−40°C ≤ TA ≤ +85°C 70 93 dB
−40°C ≤ TA ≤ +125°C 65 90 dB
Large Signal Voltage Gain AVO RL = 10 k, VO = 0.1 V to 4 V 25 200 V/mV
−40°C ≤ TA ≤ +85°C 10 100 V/mV
−40°C ≤ TA ≤ +125°C 5 50 V/mV
Offset Voltage Drift ΔVOS/ΔT −40°C ≤ TA ≤ +125°C 2 10 µV/°C
Long-Term VOS Drift1 ΔVOS/ΔT 1 µV/Month
Bias Current Drift ΔIB/ΔT −40°C ≤ TA ≤ +85°C 6 pA/°C
−40°C ≤ TA ≤ +125°C 400 pA/°C
Offset Current Drift
ΔI
OS
T
−40°C ≤ T
A
≤ +85°C
1.5
pA/°C
−40°C ≤ TA ≤ +125°C 2 pA/°C
OUTPUT CHARACTERISTICS
Output Voltage Swing
High VOUT RL = 100 kΩ to GND
−40°C ≤ TA ≤ +125°C 4.0 4.3 V
RL = 2 kΩ to GND 3.8 4.1 V
−40°C ≤ TA ≤ +125°C 3.7 3.9 V
Low VOUT RL = 100 kΩ to V+ 8 20 mV
−40°C ≤ TA ≤ +125°C 12 20 mV
RL = 2 kΩ to V+ 280 450 mV
−40°C ≤ TA ≤ +125°C 300 550 mV
Short-Circuit Current Limit ISC 5 8 mA
POWER SUPPLY
Power Supply Rejection Ratio PSRR VS = 4.5 V to 30 V, VO = 2 V 75 95 dB
−40°C ≤ TA ≤ +125°C 70 90 dB
Supply Current Per Amp ISY VO = 2 V 0.8 1.2 mA
Rev. D | Page 3 of 20
OP292/OP492 Data Sheet
Parameter Symbol Conditions Min Typ Max Unit
DYNAMIC PERFORMANCE
Slew Rate SR RL = 10 kΩ 3 V/µs
−40°C ≤ TA ≤ +125°C 1 2 V/µs
Gain Bandwidth Product GBP 4 MHz
Phase Margin φm 75 Degrees
Channel Separation CS fO = 1 kHz 100 dB
NOISE PERFORMANCE
Voltage Noise en p-p 0.1 Hz to 10 Hz 25 µV p-p
Voltage Noise Density en f = 1 kHz 15 nV/√Hz
Current Noise Density in 0.7 pA/√Hz
1 Long-term offset voltage drift is guaranteed by 1,000 hours life test performed on three independent wafer lots at 125°C with LTPD of 1.3.
Rev. D | Page 4 of 20
Data Sheet OP292/OP492
VS =±15 V, V CM = 0 V, V O = 2 V, T A = 25°C, unless otherwise noted.
Table 2.
Parameter Symbol Conditions Min Typ Max Unit
INPUT CHARACTERISTICS
Offset Voltage
OP292 VOS 1.0 2.0 mV
−40°C ≤ T
A
≤ +85°C
1.2
2.5
mV
−40°C ≤ TA ≤ +125°C 1.5 3 mV
OP492 VOS 1.4 2.5 mV
−40°C ≤ TA ≤ +85°C 1.7 2.8 mV
−40°C ≤ TA ≤ +125°C 2 3 mV
Input Bias Current IB 375 700 nA
−40°C ≤ TA ≤ +125°C 0.5 1 µA
Input Offset Current IOS 7 50 nA
−40°C ≤ TA ≤ +85°C 20 100 nA
−40°C ≤ TA ≤ +125°C 0.4 1.2 µA
Input Voltage Range1 −11 +11 V
Common-Mode Rejection Ratio
V
CM
= ±11 V
78
100
dB
−40°C ≤ TA ≤ +125°C 75 95 dB
Large Signal Voltage Gain AVO RL = 10 k, VO10 V 25 120 V/mV
−40°C ≤ TA ≤ +85°C 10 75 V/mV
−40°C ≤ TA ≤ +125°C 5 60 V/mV
Offset Voltage Drift ΔVOST −40°C ≤ TA ≤ +125°C 4 10 µV/°C
Bias Current Drift
B
−40°C ≤ T
A
≤ +125°C
3
pA/°C
OUTPUT CHARACTERISTICS
Output Voltage Swing
O
R
L
= 2 kto GND
±11
±12.2
V
−40°C ≤ TA ≤ +125°C ±10 ±11 V
RL = 100 kto GND ±13.8 ±14.3 V
−40°C ≤ TA ≤ +125°C ±13.5 ±14.0 mV
Short-Circuit Current Limit ISC Short circuit to GND 8 10.5 mA
POWER SUPPLY
Power Supply Rejection Ratio PSRR VS = ±2.25 V to ±15 V 75 86 dB
−40°C ≤ TA ≤ +125°C 70 83 dB
Supply Current Per Amp ISY VO = 0 V 1 1.4 mA
DYNAMIC PERFORMANCE
Slew Rate SR RL =10 kΩ 2.5 4 V/µs
−40°C ≤ TA ≤ +125°C 2 3 V/µs
Gain Bandwidth Product GBP 4 MHz
Phase Margin φm 75 Degrees
Channel Separation CS fO = 1 kHz 100 dB
NOISE PERFORMANCE
Voltage Noise en p-p 0.1 Hz to 10 Hz 25 µV p-p
Voltage Noise Density en f = 1 kHz 15 nV/√Hz
Current Noise Density in 0.7 pA/√Hz
1 Input voltage range is guaranteed by CMRR tests.
Rev. D | Page 5 of 20
Am EsD (elemostaxic discharge) sensitive devizel Chavged dams and (mu beam; can dnchavge vaaul deieciion Almough nus pvodun feaiuves palzmed av vapnelavy pmemon mmmy, damage may occur on devlzes subjened (0 high enevgy ESD Thevefove, pvupev ESD precaunons should be \aken to avoid periormame degradauon m ‘035 o! (unmonalwy
OP292/OP492 Data Sheet
ABSOLUTE MAXIMUM RATINGS
Table 3.
Parameter Rating
Supply Voltage 33 V
Input Voltage Range1 15 V to +14 V
Differential Input Voltage1 V1
Output Short-Circuit Duration Unlimited
Storage Temperature Range −65°C to +150°C
Operating Temperature Range −40°C to +125°C
Junction Temperature Range −65°C to +125°C
Lead Temperature Range (Soldering, 60 sec)
300°C
1 For supply voltages less than 36 V, the absolute maximum input voltage is
equal to the supply voltage.
Stresses at or above those listed under Absolute Maximum
Ratings may cause permanent damage to the product. This is a
stress rating only; functional operation of the product at these
or any other conditions above those indicated in the operational
section of this specification is not implied. Operation beyond
the maximum operating conditions for extended periods may
affect product reliability.
THERMAL RESISTANCE
θJA is specified for the worst-case conditions, that is, a device
soldered in the circuit board for the surface-mount packages.
Table 4. Thermal Resistance
Package Type θJA θJC Unit
8-Lead SOIC 158 43 °C/W
14-Lead SOIC 120 36 °C/W
ESD CAUTION
Rev. D | Page 6 of 20
Data Sheet OP292/OP492
TYPICAL PERFORMANCE CHARACTERISTICS
200
0
50
25
100
75
125
150
175
UNITS
500–400 400–500 3002001000–100–200–300
INPUT OFFSET VOLTAGE, V
OS
(µV)
V
S
= 5V
V
CM
= 0V
T
A
= 25°C
720 OP AMPS
00310-003
Figure 3. OP292 Input Offset Voltage Distribution @ 5 V
320
280
240
200
160
120
80
40
0
UNITS
2.0
0.2 1.801.61.41.21.00.80.6
0.4
INPUT OFFSET VOLTAGE, V
OS
(mV)
V
S
= ±15V
V
CM
= 0V
T
A
= 25°C
720 OP AMPS
00310-004
Figure 4. OP292 Input Offset Voltage Distribution @ ±15 V
160
140
120
100
80
60
40
20
0
UNITS
4.00.4 3.6
03.22.82.42.01.61.20.8
TCV
OS
(µV/°C)
00310-005
V
S
= 5V
V
CM
= 0V
–40°C ≤ T
A
≤ +125°C
600 OP AMPS
Figure 5. OP292 Temperature Drift (TCVOS) Distribution @ 5 V
INPUT OFFSET VOLTAGE, V
OS
(mV)
UNITS
160
40
20
80
60
100
120
140
0.6–0.4 0.5–0.5 0.40.30.20.10
–0.1–0.2–0.3
V
S
= 5V
V
CM
= 0V
T
A
= 25°C
600 OP AMPS
0
00310-006
Figure 6. OP492 Input Offset Voltage Distribution @ 5 V
INPUT OFFSET VOLTAGE, V
OS
(mV)
UNITS
240
02.0
120
40
0.2
80
0
200
160
1.81.4
1.20.8 1.0 1.60.60.4
V
S
= ±15V
V
CM
= 0V
T
A
= 25°C
600 OP AMPS
00310-007
Figure 7. OP492 Input Offset Voltage Distribution @ ±15 V
160
05.0
40
20
0.50
80
60
100
120
140
4.54.03.53.02.5
2.01.51.0
UNITS
TCV
OS
(µV/°C)
V
S
= 5V
V
CM
= 0V
–40°C ≤ T
A
≤ +125°C
600 OP AMPS
00310-008
Figure 8. OP492 Temperature Drift (TCVOS) Distribution @ 5 V
Rev. D | Page 7 of 20
OP292/OP492 Data Sheet
UNITS
240
08
60
30
10
120
90
150
180
210
7
6
5
4
32
V
S
= 5V
V
CM
= 0V
–40°C ≤ T
A
≤ +125°C
600 OP AMPS
TCV
OS
(µV/°C)
00310-009
Figure 9. OP292 Temperature Drift (TCVOS) Distribution @ ±15 V
125–25 100
–50 5025 750
TEMPERATURE (°C)
OPEN-LOOP GAIN (V/mV)
V
S
= 5V
V
O
= 4V
R
L
= 2kΩ
R
L
= 10kΩ
600
0
300
100
200
500
400
00310-010
Figure 10. OP292 Open-Loop Gain vs. Temperature @ 5 V
125–25 100–50 50
25 750
TEMPERATURE (°C)
OPEN-LOOP GAIN (V/mV)
V
S
= ±15V
V
O
= ±10V
R
L
= 2kΩ
R
L
= 10kΩ
250
0
100
50
200
150
00310-011
Figure 11. OP292 Open-Loop Gain vs. Temperature @ ±15 V
200
08
50
25
10
100
75
125
150
175
765432
UNITS
TCV
OS
(µV/°C)
00310-012
V
S
= ±15V
V
CM
= 0V
–40°C ≤ T
A
≤ +125°C
600 OP AMPS
Figure 12. OP492 Temperature Drift (TCVOS) Distribution @ ±15 V
900
0125
200
100
–25–50
300
400
500
600
700
800
1007550250
TEMPERATURE (°C)
OPEN-LOOP GAIN (V/mV)
VS = 5V
VO = 4V
R
L
= 2kΩ
R
L
= 10kΩ
00310-013
Figure 13. OP492 Open-Loop Gain vs. Temperature @ 5 V
400
0125
100
50
–25–50
150
200
250
300
350
1007550250
TEMPERATURE (°C)
OPEN-LOOP GAIN (V/mV)
VS = ±15V
VO = ±10V
RL= 2kΩ
RL
= 10kΩ
00310-014
Figure 14. OP492 Open-Loop Gain vs. Temperature @ ±15 V
Rev. D | Page 8 of 20
Data Sheet OP292/OP492
1.4
0.2 125
0.6
0.4
–25
–50
0.8
1.0
1.2
100
7550
250
TEMPERATURE (°C)
SUPPLY CURRENT PER AMPLIFIER (mA)
V
S
= ±15V
V
S
= +5V
00310-015
Figure 15. OP292 Supply Current per Amplifier vs. Temperature
6
0125
2
1
–25
–50
3
4
5
1007550250
TEMPERATURE (°C)
SLEW RATE (V/µs)
V
S
= ±15V
V
O
= ±10V
V
S
= 5V
V
O
= 0.1V, 4V
+SR
–SR
+SR
–SR
00310-016
Figure 16. OP292 Slew Rate vs. Temperature
90
40
–10 10M10k 1M100k1k
50
60
70
80
0
10
20
30
FREQUENCY (Hz)
GAIN (dB)
T
A
= 25°C
V+ = 5V
V– = 0V
R
L
= 10kΩ
PHASE
MARGIN
= 83°
GAIN
PHASE 135
90
45
0
–45
PHASE (Degrees)
00310-017
Figure 17. OP292/OP492 Open-Loop Gain and Phase vs. Frequency @ 5 V
1.4
0.2 125
0.6
0.4
–25–50
0.8
1.0
1.2
1007550
250
TEMPERATURE (°C)
SUPPLY CURRENT PER AMPLIFIER (mA)
V
S
= ±15V
V
S
= +5V
00310-018
Figure 18. OP492 Supply Current per Amplifier vs. Temperature
6
0125
2
1
–25–50
3
4
5
100755025
0
TEMPERATURE (°C)
SLEW RATE (V/µs)
V
S
= ±15V
V
O
= ±10V
V
S
= 5V
V
O
= 0.1V, 4V
+SR
–SR
+SR
–SR
00310-019
Figure 19. OP492 Slew Rate vs. Temperature
10M10k 1M100k1k
FREQUENCY (Hz)
GAIN (dB)
T
A
= 25°C
R
L
= 10kΩ
V
S
= 10kΩ
PHASE
MARGIN
= 92°
GAIN
PHASE +135
+90
+45
0
–45
PHASE (DEGREES)
90
40
–10
50
60
70
80
0
10
20
30
00310-020
Figure 20. OP292/OP492 Open-Loop Gain and Phase vs. Frequency @ ±15 V
Rev. D | Page 9 of 20
% 5" WW HHH 5“ \\ \\ \ \\ \ \\5_ \~._ ‘2" MW ‘3" \HH \ \ \\ 12a 12a \ HH \ W V K <\ ‘3.“="" \\="" \\="" \\="" \\="" \="" \\="" \="" \="" \\="">
OP292/OP492 Data Sheet
40
–10 10M
10k 1M
100k
1k
50
0
10
20
30
FREQUENCY (Hz)
CLOSED-LOOP GAIN (dB)
T
A
= 25°C
V– = 0V
V+ = 5V
00310-021
Figure 21. OP292/OP492 Closed-Loop Gain vs. Frequency @ 5 V
100
01M1k 100k10k100
120
20
40
60
80
FREQUENCY (Hz)
COMMON-MODE REJECTION (dB)
T
A
= 25°C
V– = 0V
V+ = 5V
00310-022
Figure 22. OP292/OP492 CMR vs. Frequency @ 5 V
100
01M1k 100k10k100
120
20
40
60
80
FREQUENCY (Hz)
POWER SUPPLY REJECTION (dB)
T
A
= 25°C
V
S
= 5V
00310-023
Figure 23. OP292/OP492 PSR vs. Frequency @ 5 V
40
–10 10M10k 1M100k
1k
50
0
10
20
30
FREQUENCY (Hz)
CLOSED-LOOP GAIN (dB)
TA = 25°C
VS = ±15V
00310-024
Figure 24. OP292/OP492 Closed-Loop Gain vs. Frequency @ ±15 V
100
01M1k 100k10k
100
120
20
40
60
80
FREQUENCY (Hz)
COMMON-MODE REJECTION (dB)
T
A
= 25°C
V
S
= ±15V
00310-025
Figure 25. OP292/OP492 CMR vs. Frequency @ ±15 V
100
01M1k 100k10k
100
120
20
40
60
80
FREQUENCY (Hz)
POWER SUPPLY REJECTION (dB)
T
A
= 25°C
V
S
= ±15V
+PSSR
–PSSR
00310-026
Figure 26. OP292/OP492 PSR vs. Frequency @ ±15 V
Rev. D | Page 10 of 20
4.5 \\\ =2m .4-2 15.0 6m Rl=100kn7 RL=1flkfl // \ om: pm \
Data Sheet OP292/OP492
4.8
125
4.0
3.8 –25
–50
4.2
4.4
4.6
10075
5025
0
TEMPERATURE (°C)
OUTPUT VOLTAGE SWING (V)
V
S
= 5V
R
L
= 100kΩ
R
L
= 10kΩ
R
L
= 2kΩ
00310-027
Figure 27. OP292/OP492 VOUT Swing vs. Temperature @ 5 V
10
0.1 125
–25
–50
1
1007550
25
0
TEMPERATURE (°C)
INPUT BIAS CURRENTA)
VS = 5V
VCM = 0V
OP492
OP292
00310-028
Figure 28. OP292/OP492 Input Bias Current vs. Temperature @ 5 V
–120 100k10 1k 10k1000
–40
–110
–100
–80
–90
–60
FREQUENCY (Hz)
CHANNEL SEPARATION (dB)
R
L
= 2kΩ
V
S
= +5V, ±15V
V
O
= 3V p-p
00310-029
Figure 29. OP292/OP492 Channel Separation
15.0
125
–14.5
–15.0 –25
–50
–14.0
10.0
11.0
12.0
13.0
14.0
1007550
25
0
TEMPERATURE (°C)
OUTPUT SWING (V)–OUTPUT SWING (V)
V
S
= ±15V
R
L
= 100kΩ R
L
= 10kΩ
R
L
= 2kΩ
R
L
= 2kΩ
R
L
= 100kΩ
R
L
= 10kΩ
00310-030
Figure 30. OP292/OP492 VOUT Swing vs. Temperature @ ±15 V
600
125
200
100
0–25–50
300
400
500
100
75
50
OP292
OP492
25
0
TEMPERATURE (°C)
INPUT BIAS CURRENT (nA)
V
S
= ±15V
V
CM
= 0V
00310-031
Figure 31. OP292/OP492 Input Bias Current vs. Temperature @ ±15 V
0.50
0.18
0.26
0.22
0.34
0.30
0.38
0.42
0.46
0.48
0.24
0.20
0.32
0.28
0.36
0.40
0.44
–RAIL
+RAIL
+15V
–15V
A
V
1513111
97532 14012
10864
V
IN
(V)
I
B
CURRENT (nA)
IN
00310-032
Figure 32. OP292/OP492 IB Current vs. Common-Mode Voltage
Rev. D | Page 11 of 20
OP292/OP492 Data Sheet
CH A 800dV FS 100dV/DIV MKR: 16.9µV/Hz
0Hz
MKR: 1000Hz 25kHz
BW: 150Hz
00310-033
Figure 33. Voltage Noise Density
Rev. D | Page 12 of 20
Data Sheet OP292/OP492
APPLICATIONS INFORMATION
PHASE REVERSAL
The OP492 has built-in protection against phase reversal when
the input voltage goes to either supply rail. In fact, it is safe for
the input to exceed either supply rail by up to 0.6 V with no risk
of phase reversal. However, the input should not go beyond the
positive supply rail by more than 0.9 V; otherwise, the output
will reverse phase. If this condition occurs, the problem can be
fixed by adding a 5 kΩ current limiting resistor in series with
the input pin. With this addition, the input can go to more than
5 V beyond the positive rail without phase reversal.
An input voltage that is as much as 5 V below the negative rail
will not result in phase reversal.
OP492
2kΩ
5V
0V
11.8V p-p
1V
90
100
10
5µs
0%
00310-034
Figure 34. Output Phase Reverse If Input Exceeds
the Positive Supply (V+) by More Than 0.9 V
2kΩ
5V
0V
10V p-p
1V/DIV
OP492
00310-035
4ms/DIV
Figure 35. No Negative Rail Phase Reversal, Even with Input Signal
at 5 V Below Ground
POWER SUPPLY CONSIDERATIONS
The OP292/OP492 are designed to operate equally well at single
+5 V or ±15 V supplies. The lowest supply voltage recommended
is 4.5 V.
It is a good design practice to bypass the supply pins with a
0.1 µF ceramic capacitor. It helps improve filtering of high
frequency noise.
For dual-supply operation, the negative supply (V−) must be
applied at the same time, or before V+. If V+ is applied before V−,
or in the case of a loss of the V− supply, while either input is
connected to ground or another low impedance source, excessive
input current may result. Potentially damaging levels of input
current can destroy the amplifier. If this condition can exist,
simply add a l kor larger resistor in series with the input to
eliminate the problem.
Rev. D | Page 13 of 20
Bu: £3: 7 ’ fiéi % ;4-:I—7
OP292/OP492 Data Sheet
TYPICAL APPLICATIONS
DIRECT ACCESS ARRANGEMENT FOR TELEPHONE
LINE INTERFACE
Figure 36 shows a 5 V single-supply transmit/receive telephone line
interface for a modem circuit. It allows full duplex transmission
of modem signals on a transformer-coupled 600 V line in a
differential manner. The transmit section gain can be set for the
specific modem device output. Similarly, the receive amplifier
gain can be appropriately selected based on the modem device
input requirements. The circuit operates on a single 5 V supply.
The standard value resistors allow the use of a SIP-packaged
resistor array; coupled with a quad op amp in a single package,
this offers a compact, low part count solution.
5V DC
6.2V
6.2V
T1
1:1
TO
TELEPHONE
LINE
0.1µF
50kΩ
10µF
MODEM
TX GAIN ADJUST
RX GAIN ADJUST
0.1µF
300kΩ
20kΩ
20kΩ
20kΩ
20kΩ
20kΩ
20kΩ
0.1µF
20kΩ
100pF 5kΩ
5kΩ
1/4
OP492
1/4
OP492
1/4
OP492
5V
TRANSMIT
TXA
RECEIVE
RXA
300kΩ
20kΩ
50kΩ
00310-036
Figure 36. Universal Direct Access Arrangement for Telephone Line Interface
SINGLE-SUPPLY INSTRUMENTATION AMPLIFIER
A low cost, single-supply instrumentation amplifier can be built
as shown in Figure 37. The circuit uses two op amps to form a
high input impedance differential amplifier. Gain can be set by
selecting resistor RG, which can be calculated using the transfer
function equation. Normally, VREF is set to 0 V. Then the output
voltage is a function of the gain times the differential input voltage.
However, the output can be offset by setting VREF from 0 V to
4 V, as long as the input common-mode voltage of the amplifier
is not exceeded.
V
IN
V
REF
8
V
OUT
5V
7
4
1
5
V
OUT
= 5 + 40kΩ
R
G
R
G
+V
REF
20kΩ
5kΩ20kΩ 5kΩ
1/2
OP292
1/2
OP292
00310-037
Figure 37. Single-Supply Instrumentation Amplifier
In this configuration, the output can swing to near 0 V; however,
be careful because the common-mode voltage range of the input
cannot operate to 0 V. This is because of the limitation of the
circuit configuration where the first amplifier must be able to
swing below ground to attain a 0 V common-mode voltage,
which it cannot do. Depending on the gain of the instrumentation
amplifier, the input common-mode extends to within about 0.3 V
of zero. The worst-case common-mode limit for a given gain
can be easily calculated.
DAC OUTPUT AMPLIFIER
The OP292/OP492 are ideal for buffering the output of single-
supply digital-to-analog converters (DACs). Figure 38 shows a
typical amplifier used to buffer the output of a CMOS DAC
that is connected for single-supply operation. To do that, the
normally current output 12-bit CMOS DAC (R-2R ladder
type) is connected backward to produce a voltage output. This
operating configuration necessitates a low voltage reference. In
this case, a 1.235 V low power reference is used. The relatively
high output impedance (10 k) is buffered by the OP292, and
at the same time, gained up to a much more usable level. The
potentiometer provides an accurate gain trim for a 4.095 V full-
scale, allowing 1 mV increment per LSB of control resolution.
The DAC8043 device comes in an 8-lead PDIP package, providing
a cost-effective, compact solution to a 12-bit analog channel.
VDD
Clk
Sri
1
2
3
4
8
7
6
5
DAC8043
5V 5V
5V
7.5kΩ
1.235V
AD589
NC
DIGITAL
CONTROL
500kΩ
8.45kΩ
V
OUT
20kΩ
1/2
OP292 1mV/LSB
0V – 4.095V
FS
V
REF
R
FB
I
OUT
GND LD
LD
SRI
SRI
CLK
CLK
V
DD
00310-038
Figure 38. 12-Bit Single-Supply DAC with Serial Bus Control
Rev. D | Page 14 of 20
Data Sheet OP292/OP492
50 Hz/60 Hz SINGLE-SUPPLY NOTCH FILTER
Figure 39 shows a notch filter that achieves nearly 30 dB of
60 Hz rejection while powered by only a single 12 V supply.
The circuit also works well on 5 V systems. The filter uses a
twin-T configuration, whose frequency selectivity depends
heavily on the relative matching of the capacitors and resistors in
the twin-T section. Mylar is a good choice for the capacitors of
the twin-T, and the relative matching of the capacitors and resistors
determines the pass-band symmetry of the filter. Using 1%
resistors and 5% capacitors produces satisfactory results.
The amount of rejection and the Q of the filter is solely determined
by one resistor and is shown in the table with Figure 39. The
bottom amplifier is used to split the supply to bias the amplifier
to midlevel. The circuit can be modified to reject 50 Hz by simply
changing the resistors in the twin-T section (R1 through R4)
from 2.67 kto 3.16 k and by changing R5 to ½ of 3.16 kΩ. For
best results, the common value resistors can be from a resistor
array for optimum matching characteristics.
1/4
OP492
C1
1µF
C3
2µF
(1µF × 2)
R5
1.335kΩ
(2.67k ÷ 2)
R4
2.67kΩ
C2
1µF
R6
100kΩ
8kΩ
12V
12V
R8
100kΩ
R9
100kΩ C4
1µF
6V
R7
1kΩ
V
IN
V
OUT
NOTES
1. FOR 50Hz APPLICATION CHANGE R12 TO R4 TO 3.16kΩ
AND R5 TO 1.58kΩ (3.16kΩ ÷ 2)
FILTER Q
0.75
1.00
1.25
2.50
5.00
10.00
R
Q
(kΩ )
1.0
2.0
3.0
8.0
18
38
REJECTION (dB)
40
35
30
25
20
15
VOLTAGE GAIN
1.33
1.50
1.60
1.80
1.90
1.95
1/4
OP492
1/4
OP492
R3
2.67kΩ
R1
2.67kΩ
R
Q
+
00310-039
R2
2.67kΩ
Figure 39. Single-Supply 50 Hz/60 Hz Notch Filter
FOUR-POLE BESSEL LOW-PASS FILTER
The linear phase filter in Figure 40 is designed to roll off at a
voice-band cutoff frequency of 3.6 kHz. The four poles are
formed by two cascading stages of 2-pole Sallen-Key filters.
5V
5kΩ
5kΩ
1.78kΩ 16.2kΩ
100µF
2
3
1
8
4
6
57
5V
VIN
VOUT
1.1kΩ 14.3kΩ
0.01µF
0.022µF
3300pF
2200pF
1/2
OP292
1/2
OP292
00310-040
Figure 40. Four-Pole Bessel Low-Pass Filter Using Sallen-Key Topology
LOW COST, LINEARIZED THERMISTOR AMPLIFIER
An inexpensive thermometer amplifier circuit can be implemented
using low cost thermistors. One such implementation is shown
in Figure 41. The circuit measures temperature over the range
of 0°C to 70°C to an accuracy of ±0.3°C as the linearization
circuit works well within a narrow temperature range. However, it
can measure higher temperatures but at a slightly reduced accuracy.
To achieve the aforementioned accuracy, the nonlinearity of the
thermistor must be corrected. This is done by connecting the
thermistor in parallel with the 10 kin the feedback loop of the
first stage amplifier. A constant operating current of 281 µA is
supplied by the resistor R1 with the 5 V reference from the
REF195 such that the self-heating error of the thermistor is
kept below 0.1°C.
In many cases, the thermistor is placed some distance from the
signal conditioning circuit. Under this condition, a 0.1 µF capacitor
placed across R2 will help to suppress noise pickup.
This linearization network creates an offset voltage that is corrected
by summing a compensating current with Potentiometer P1. The
temperature dependent signal is amplified by the second stage,
producing a transfer coefficient of 10 mV/°C at the output.
To calibrate, a precision decade box can be used in place of the
thermistor. For 0°C trim, the decade box is set to 32.650 kΩ,
and P1 is adjusted until the output of the circuit reads 0 V. To
trim the circuit at the full-scale temperature of 70°C, the decade
box is then set to 1.752 kΩ, and P2 is adjusted until the circuit
reads 0.70 V.
REF195
15V
5V
1µF
R1
2
17.8kΩ R1
2
17.8kΩ
R
T1
10kΩ NTC
R5
806kΩ
R4
41.2kΩ
R3
10kΩ
R6
7.87kΩ
P2
200Ω
70°C TRIM
V
OUT
–10mV/°C
NOTES
1. ALL RESISTORS ARE 1%, 25ppm/°C EXCEPT R5 = 1%, 100ppm/°C.
1
R
T
= ALPHATHERMISTOR 13A1002-C3.
2
R1 = 0.1% IMPERIAL ASTRONICS M015.
P1
10kΩ
0°C TRIM
1.0µF
1/2
OP292
1/2
OP292
00310-041
Figure 41. Low Cost Linearized Thermistor Amplifier
Rev. D | Page 15 of 20
WW; mm??? 3 * g _E
OP292/OP492 Data Sheet
SINGLE-SUPPLY ULTRASONIC
CLAMPING/LIMITING RECEIVER AMPLIFIER
Figure 42 shows an ultrasonic receiver amplifier using the
nonlinear impedance of low cost diodes to effectively control
the gain for wide dynamic range. This circuit amplifies a 40 kHz
ultrasonic signal through a pair of low cost clamping amplifiers
before feeding a band-pass filter to extract a clean 40 kHz signal
for processing.
The signal is ac-coupled into the false-ground bias node by
virtue of the capacitive piezoelectric sensing element. Rather
than using an amplifier to generate a supply splitting bias, the
false ground voltage is generated by a low cost resistive voltage
divider.
Each amplifier stage provides ac gain while passing on the dc
self-bias. As long as the output signal at each stage is less than
the forward voltage of a diode, each amplifier has unrestricted
gain to amplify low level signals. However, as the signal strength
increases, the feedback diodes begin to conduct, shunting
the feedback current, and thus reducing the gain. Although
distorting the waveform, the diodes effectively maintain a
relatively constant amplitude even with large signals that
otherwise would saturate the amplifier. In addition, this design
is considerably more stable than the feedback type AGC.
The overall circuit has a gain range from 2 to 400, where the
inversion comes from the band-pass filter stage. Operating with
a Q of 5, the filter restores a clean, undistorted signal to the output.
The circuit also works well with 5 V supply systems.
12V
600kΩ
1MΩ
RECEIVER
PANASONIC
EFR-RTB40K2
12V
390kΩ
10kΩ
0.01µF
7.5V
12V
100kΩ
10kΩ
0.01µF
14kΩ
0.01µF
6.04kΩ
68pF
1µF
12V
600kΩ
1MΩ
7.5V
V
OUT
68pF
1/4
OP492 1/4
OP492 1/4
OP492
00310-042
56.2kΩ
Figure 42. 40 kHz Ultrasonic Clamping/Limiting Receiver Amplifier
PRECISION SINGLE-SUPPLY VOLTAGE
COMPARATOR
The OP292/OP492 have excellent overload recovery characteristics,
making them suitable for precision comparator applications.
Figure 43 shows the saturation recovery characteristics of the
OP492. The amplifier exhibits very little propagation delay. The
amplifier compares a signal to precisely <0.5 mV offset error.
2kΩ
1kΩ
20kΩ
2.21kΩ
+5V
3V p-p
–15V
1V
90
100
10
5µs5V
0%
OP492
00310-043
Figure 43. OP492 Has Fast Overload Recovery for Comparator Applications
PROGRAMMABLE PRECISION WINDOW
COMPARATOR
The OP292/OP492 can be used for precise level detection,
such as in test equipment where a signal is measured within a
range (see Figure 44). A pair of 12-bit DACs sets the threshold
voltage level. The DACs have serial interface, which minimizes
interconnection requirements. The DAC8512 has a control
resolution of 1 mV/bit. Therefore, for 5 V supply operation, the
maximum DAC output is 4.095 V. However, the OP292 accepts
a maximum input of 4.0 V.
1
2
3
4
8
7
6
5
1
2
3
4
8
7
6
5
DECODECS
CLK
SDI
LD
ANALOG
INPUT
CLR
5V
5V
2
3
6
5
7
LOW
HIGH
8
4
1
5V
1/2
OP292
1/2
OP292
CONTROL
REF
DAC8512
DAC8512
CONTROL
REF DAC
DAC
00310-044
Figure 44. Programmable Window Comparator with
12-Bit Threshold Level Control
Rev. D | Page 16 of 20
‘ HHHHHHH'fi A 7 7 gamma; 4k 7 Wrix Wffig jab
Data Sheet OP292/OP492
Rev. D | Page 17 of 20
OUTLINE DIMENSIONS
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.
COMPLIANT TO JEDEC STANDARDS MS-012-AA
012407-A
0.25 (0.0098)
0.17 (0.0067)
1.27 (0.0500)
0.40 (0.0157)
0.50 (0.0196)
0.25 (0.0099) 45°
1.75 (0.0688)
1.35 (0.0532)
SEATING
PLANE
0.25 (0.0098)
0.10 (0.0040)
4
1
85
5.00 (0.1968)
4.80 (0.1890)
4.00 (0.1574)
3.80 (0.1497)
1.27 (0.0500)
BSC
6.20 (0.2441)
5.80 (0.2284)
0.51 (0.0201)
0.31 (0.0122)
COPLANARITY
0.10
Figure 45. 8-Lead Standard Small Outline Package [SOIC_N]
Narrow Body
(R-8)
Dimensions shown in millimeters and (inches)
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.
COMPLIANT TO JEDEC STANDARDS MS-012-AB
060606-A
14 8
7
1
6.20 (0.2441)
5.80 (0.2283)
4.00 (0.1575)
3.80 (0.1496)
8.75 (0.3445)
8.55 (0.3366)
1.27 (0.0500)
BSC
SEATING
PLANE
0.25 (0.0098)
0.10 (0.0039)
0.51 (0.0201)
0.31 (0.0122)
1.75 (0.0689)
1.35 (0.0531)
0.50 (0.0197)
0.25 (0.0098)
1.27 (0.0500)
0.40 (0.0157)
0.25 (0.0098)
0.17 (0.0067)
COPLANARITY
0.10
45°
Figure 46. 14-Lead Standard Small Outline Package [SOIC_N]
Narrow Body
(R-14)
Dimensions shown in millimeters and (inches)
ORDERING GUIDE
Model1 Temperature Range Package Description Package Option
OP292GS −40°C to +125°C 8-Lead Narrow Body SOIC_N R-8
OP292GS-REEL −40°C to +125°C 8-Lead Narrow Body SOIC_N R-8
OP292GSZ −40°C to +125°C 8-Lead Narrow Body SOIC_N R-8
OP292GSZ-REEL −40°C to +125°C 8-Lead Narrow Body SOIC_N R-8
OP492GSZ −40°C to +125°C 14-Lead Narrow Body SOIC_N R-14
OP492GSZ-REEL −40°C to +125°C 14-Lead Narrow Body SOIC_N R-14
1 Z = RoHS Compliant Part.
OP292/OP492 Data Sheet
NOTES
Rev. D | Page 18 of 20
Data Sheet OP292/OP492
NOTES
Rev. D | Page 19 of 20
ANALOG DEVICES www.3nalog.com
OP292/OP492 Data Sheet
NOTES
©19932015 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
D00310-0-8/15(D)
Rev. D | Page 20 of 20