Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Slide 7 Slide 8 Slide 9 Slide 10 Slide 11 Slide 12 Slide 13 Slide 14 Slide 15 Slide 16 Slide 17 Slide 18 Slide 19 Slide 20 Slide 21 Slide 22 Slide 23 Slide 24 Slide 25 Product List
PoweringFPGA-Slide17

The ADP2114 can be configured to output an internal clock or synchronize to an external clock at the SYNC pin, i.e. the SYNC pin can be set as an input or an output. The converter switching frequency is half of the synchronization frequency irrespective of whether the SYNC pin is configured as an input or output. The two PWM channels can be configured to deliver independent outputs at 2A plus 2A, or 3A plus 1A, or can be configured as a single interleaved output capable of delivering 4A.

PTM Published on: 2009-11-10