Paramètres
Livraison rapide
Livraison gratuite
Incoterms
Types de paiement
Produit marketplace
Slide 1
Slide 2
Slide 3
Slide 4
Slide 5
Slide 6
Slide 7
Slide 8
Slide 9
Slide 10
Slide 11
Slide 12
Slide 13
Slide 14
Slide 15
Slide 16
Slide 17
Slide 18
Slide 19
Slide 20
Slide 21
Slide 22
Slide 23
Slide 24
Slide 25
Product List
The switching frequency of the regulator can be synchronized to an external clock which minimizes system noise. The ADP2114 is designed with an optimized gate drive slew-rate to reduce EMI emissions, allowing it to power sensitive, high-performance signal-chain circuits. The two PWM channels are 180 degree phase shifted to reduce input ripple current which also reduces system noise.
PTM Published on: 2009-11-10
Suisse