Datenblatt für LMR14010A von Texas Instruments

V'.‘ 1!. B X E I TEXAS INSTRUMENTS
20
30
40
50
60
70
80
90
100
0.1 1 10 100 1000
Efficiency (%)
Output Current (mA)
C001
LMR14010A
CB
SW
FB
Cboot L1
D1 R1
R2
Cout
SHDN
VIN
Cin
VIN
GND
Copyright © 2018, Texas Instruments Incorporated
Product
Folder
Order
Now
Technical
Documents
Tools &
Software
Support &
Community
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
LMR14010A
SLUSD87 –MARCH 2018
LMR14010A 4-V to 40-V, 1-A Step-Down Converter With High Efficiency Eco-mode™
1
1 Features
1• Input Voltage Range: 4 V to 40 V with Transient
Protection to 45 V
• 0.7-MHz Switching Frequency
• Ultra-High Efficiency at Light Load with Eco-
mode™
• Low Dropout Operation
• Output Current up to 1 A
• Precision Enable Input
• Overcurrent Protection
• Internal Compensation
• Internal Soft-Start
• Small Overall Solution Size (TSOT-6L Package)
• Create a Custom Design Using the LMR14010A
With the WEBENCH®Power Designer
2 Applications
• Smart Meters
• Appliances
• Elevators and Escalators
• Cameras
3 Description
The LMR14010A is a PWM DC-to-DC buck (step-
down) regulator. With a wide input range from 4 V to
40 V, it is suitable for a wide range of applications
from industrial to automotive. An ultra-low 1-µA
shutdown current prolongs battery life. Operating
frequency is fixed at 0.7 MHz, allowing the use of
small external components while minimizing output
ripple voltage. Soft-start and compensation circuits
are implemented internally, limiting the number of
external components.
The LMR14010A is optimized for up to 1-A load
current. It has a 0.765-V nominal feedback voltage.
The device has built-in protection features such as
pulse-by-pulse current limit, thermal sensing and
shutdown due to excessive power dissipation. The
LMR14010A is available in a low profile TSOT-6L
package (2.9 mm × 1.6 mm × 0.85 mm).
Device Information(1)
PART NUMBER PACKAGE BODY SIZE (NOM)
LMR14010A TSOT-6L 2.9 mm x 1.6 mm
(1) For all available packages, see the orderable addendum at
the end of the datasheet.
Simplified Schematic Efficiency vs. Current
(ƒSW= 0.7 MHz, VIN = 12 V, VOUT = 3.3 V)
l TEXAS INSTRUMENTS
2
LMR14010A
SLUSD87 –MARCH 2018
www.ti.com
Product Folder Links: LMR14010A
Submit Documentation Feedback Copyright © 2018, Texas Instruments Incorporated
Table of Contents
1 Features.................................................................. 1
2 Applications ........................................................... 1
3 Description ............................................................. 1
4 Revision History..................................................... 2
5 Pin Configuration................................................... 3
6 Specifications......................................................... 4
6.1 Absolute Maximum Ratings ...................................... 4
6.2 ESD Ratings ............................................................ 4
6.3 Recommended Operating Conditions....................... 4
6.4 Thermal Information.................................................. 4
6.5 Electrical Characteristics........................................... 5
6.6 Typical Characteristics.............................................. 6
7 Detailed Description.............................................. 7
7.1 Overview ................................................................... 7
7.2 Functional Block Diagram......................................... 7
7.3 Feature Description................................................... 8
7.4 Device Functional Modes.......................................... 9
8 Application and Implementation ........................ 10
8.1 Application Information............................................ 10
8.2 Typical Application ................................................. 10
9 Power Supply Recommendations...................... 15
10 Layout................................................................... 16
10.1 Layout Guidelines ................................................. 16
10.2 Layout Example .................................................... 16
11 Device and Documentation Support ................. 17
11.1 Device Support .................................................... 17
11.2 Receiving Notification of Documentation Updates 17
11.3 Community Resources.......................................... 17
11.4 Trademarks........................................................... 17
11.5 Electrostatic Discharge Caution............................ 17
11.6 Glossary................................................................ 17
12 Mechanical, Packaging, and Orderable
Information ........................................................... 18
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
DATE REVISION NOTES
March 2018 * Initial release.
‘5‘ TEXAS INSTRUMENTS
CB 1
2
3 4
5
6
GND
FB
SW
VIN
SHDN
PIN 1 ID
3
LMR14010A
www.ti.com
SLUSD87 –MARCH 2018
Product Folder Links: LMR14010A
Submit Documentation FeedbackCopyright © 2018, Texas Instruments Incorporated
5 Pin Configuration
DDC Package
(TOP VIEW)
Pin Functions
PIN I/O DESCRIPTION
NAME NO.
CB 1 I SW FET gate bias voltage. Connect Cboot capacitor between CB and SW.
FB 3 I Feedback Pin. Set feedback voltage divider ratio with VOUT = VFB
(1+(R1/R2)).
GND 2 G Ground connection.
SHDN 4 I Enable and disable input pin(high voltage tolerant). Internal pull-up current
source. Pull below 1.25 V to disable. Float to enable. Adjust the input
undervoltage lockout with two resistors.
SW 6 O Switch node. Connect to inductor, diode and Cboot capacitor.
VIN 5 I Power input voltage pin. Input for internal supply and drain node input for
internal high-side MOSFET.
l TEXAS INSTRUMENTS
4
LMR14010A
SLUSD87 –MARCH 2018
www.ti.com
Product Folder Links: LMR14010A
Submit Documentation Feedback Copyright © 2018, Texas Instruments Incorporated
(1) Stresses at or beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress
ratings only and functional operation of the device at these or any other conditions beyond those indicated under “recommended
operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
6 Specifications
6.1 Absolute Maximum Ratings
Over operating free-air temperature range (unless otherwise noted) (1)
MIN MAX UNIT
Input Voltages
VIN to GND –0.3 45 V
SHDN to GND –0.3 45 V
FB to GND –0.3 7 V
CB to SW –0.3 7 V
Output Voltages SW to GND –1 45 V
SW to GND less than 30ns transients –2 45 V
Storage temperature range, Tstg –55 165 °C
Operating junction temperature, TJ–0 150 °C
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with
less than 500-V HBM is possible with the necessary precautions.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with
less than 250-V CDM is possible with the necessary precautions.
6.2 ESD Ratings
VALUE UNIT
V(ESD) Electrostatic discharge
Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1) ±1000
V
Charged-device model (CDM), per JEDEC specification JESD22-
C101(2) ±500
6.3 Recommended Operating Conditions
Over operating free-air temperature range (unless otherwise noted)
MIN MAX UNIT
Buck regulator
Vin 4 40
V
CB 46
CB to SW 6
SW –0.7 40
FB 0 5
Control SHDN 0 40
Temperature Operating junction temperature, TJ–40 125 °C
(1) All numbers apply for packages soldered directly onto a 3" x 3" PC board with 2 oz. copper on 4 layers in still air in accordance to
JEDEC standards. Thermal resistance varies greatly with layout, copper thickness, number of layers in PCB, power distribution, number
of thermal vias, board size, ambient temperature, and air flow.
6.4 Thermal Information
THERMAL METRIC(1)
LMR14010A
UNITSOT (DDC)
6 PINS
RθJA Junction-to-ambient thermal resistance 102
°C/WRθJC(top) Junction-to-case (top) thermal resistance 36.9
ψJB Junction-to-board characterization parameter 28.4
l TEXAS INSTRUMENTS
5
LMR14010A
www.ti.com
SLUSD87 –MARCH 2018
Product Folder Links: LMR14010A
Submit Documentation FeedbackCopyright © 2018, Texas Instruments Incorporated
(1) Specified by design.
6.5 Electrical Characteristics
VIN = 12V, SHDN = VIN, TJ= 25°C, unless otherwise noted.
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
INPUT POWER SUPPLY
VIN Operating input voltage 4 40 V
Shutdown supply current EN = 0 V 1 3 µA
Undervoltage lockout thresholds Rising 4 V
Falling 3 V
IQECO mode, no load, VIN = 12 V, not
switching 30 µA
SHDN AND UVLO
Rising SHDN Threshold Voltage 1.05 1.25 1.38 V
SHDN PIN current SHDN = 2.3 V –4.2 µA
SHDN = 0.9 V –1 µA
Hysteresis current –3 µA
HIGH-SIDE MOSFET
On-resistance VIN = 12 V, CB to SW = 5.8 V 500 mΩ
tON-MIN (1)95 ns
DMAX : Maximum duty cycle(1) 96%
VFB : Feedback voltage 0.74 0.765 0.79 V
CURRENT LIMIT
Current limit threshold VIN = 12 V 1500 mA
ƒSW Switching frequency 550 700 850 kHz
THERMAL PERFORMANCE
TSHUTDOW
NThermal shutdown trip point(1) 170 °C
THYS (1) Hysteresis 10 °C
l TEXAS INSTRUMENTS
C004
C005
ECO
Shutdown
C001
Vin=15V
Vin=18V
C002
Vin=12V
Vin=15V
6
LMR14010A
SLUSD87 –MARCH 2018
www.ti.com
Product Folder Links: LMR14010A
Submit Documentation Feedback Copyright © 2018, Texas Instruments Incorporated
6.6 Typical Characteristics
Unless otherwise noted, VIN = 12 V, L = 22 µH, COUT = 22 µF, TA= 25°C
ƒSW = 0.7 MHz VOUT = 12 V
Figure 1. Efficiency vs Load Current
ƒSW = 0.7 MHz VOUT = 5 V
Figure 2. Efficiency vs Load Current
VIN = 18 V VOUT = 12 V
Figure 3. Load Regulation
VOUT = 5 V
Figure 4. Supply Current vs Input Voltage (No Load)
l TEXAS INSTRUMENTS
GND
SW
CB
VIN
FB
SHDN
HS
Driver
EA 0.765V
Bootstrap
Regulator
Frequency
Shift
Bandgap
Ref
Main OSC
Logic &
PWM Latch
PWM
Comparator
+±
Leading Edge
Blanking
™
Slope
Compensation
COMP SS
+
+
±
7
LMR14010A
www.ti.com
SLUSD87 –MARCH 2018
Product Folder Links: LMR14010A
Submit Documentation FeedbackCopyright © 2018, Texas Instruments Incorporated
7 Detailed Description
7.1 Overview
The LMR14010A device is a 40-V, 1-A step-down (buck) regulator. The buck regulator has a very low-quiescent
current during the light load to prolong the battery life.
The LMR14010A improves performance during line and load transients by implementing a constant frequency,
current mode control which reduces output capacitance and simplifies frequency compensation design. The
LMR14010A reduces the external component count by integrating the boot recharge diode. The bias voltage for
the integrated high-side MOSFET is supplied by a capacitor on the CB to SW pin. The boot capacitor voltage is
monitored by an UVLO circuit and will turn the high side MOSFET off when the boot voltage falls below a preset
threshold. The LMR14010A can operate at high duty cycles because of the boot UVLO and small refresh FET.
The output voltage can be stepped down to as low as the 0.765-V reference. Internal soft start is featured to
minimize inrush currents.
7.2 Functional Block Diagram
l TEXAS INSTRUMENTS
8
LMR14010A
SLUSD87 –MARCH 2018
www.ti.com
Product Folder Links: LMR14010A
Submit Documentation Feedback Copyright © 2018, Texas Instruments Incorporated
7.3 Feature Description
7.3.1 Fixed Frequency PWM Control
The LMR14010A operates at a fixed frequency, and it implements peak current mode control. The output voltage
is compared through external resistors on the FB pin to an internal voltage reference by an error amplifier which
drives the internal COMP node. An internal oscillator initiates the turn on of the high side power switch. The error
amplifier output is compared to the high side power switch current. When the power switch current reaches the
level set by the internal COMP voltage, the power switch is turned off. The internal COMP node voltage will
increase and decrease as the output current increases and decreases. The device implements a current limit by
clamping the COMP node voltage to a maximum level.
7.3.2 Bootstrap Voltage (CB)
The LMR14010A has an integrated boot regulator, and requires a small ceramic capacitor between the CB and
SW pins to provide the gate drive voltage for the high side MOSFET. The CB capacitor is refreshed when the
high side MOSFET is off and the low side diode conducts.
To improve drop out, the LMR14010A is designed to operate at 96% duty cycle as long as the CB to SW pin
voltage is greater than 3.2 V. When the voltage from CB to SW drops below 3.2 V, the high-side MOSFET is
turned off using an UVLO circuit which allows the low side diode to conduct and refresh the charge on the CB
capacitor. Since the supply current sourced from the CB capacitor is low, the high-side MOSFET can remain on
for more switching cycles than are required to refresh the capacitor, thus the effective duty cycle of the switching
regulator is high.
Attention must be taken in maximum duty cycle applications with light load. To ensure SW can be pulled to
ground to refresh the CB capacitor, an internal circuit will charge the CB capacitor when the load is light or the
device is working in dropout condition.
7.3.3 Setting the Output Voltage
The output voltage is set using the feedback pin and a resistor divider connected to the output as shown on the
front page schematic. The feedback pin voltage 0.765 V, so the ratio of the feedback resistors sets the output
voltage according to the following equation: VOUT = 0.765 V (1+(R1/R2)). Typically R2 will be given as 1 kΩto
100 kΩfor a starting value. To solve for R1 given R2 and VOUT uses R1 = R2 ((VOUT/0.765 V) – 1).
7.3.4 Enable (SHDN ) and VIN Undervoltage Lockout
The LMR14010A SHDN pin is a high-voltage tolerant input with an internal pull-up circuit. The device can be
enabled even if the SHDN pin is floating. The regulator can also be turned on using 1.25-V or higher logic
signals. If the use of a higher voltage is desired due to system or other constraints it may be used. A 100-kΩor
larger resistor is recommended between the applied voltage and the SHDN pin to protect the device. When
SHDN is pulled down to 0 V, the chip is turned off and enters the lowest shutdown current mode. In shutdown
mode the supply current will be decreased to approximately 1 µA. If the shutdown function is not to be used, the
SHDN pin may be tied to VIN. The maximum voltage to the SHDN pin should not exceed 40 V.
The LMR14010A has an internal UVLO circuit to shutdown the output if the input voltage falls below an internally
fixed UVLO threshold level. This ensures that the regulator is not latched into an unknown state during low input
voltage conditions. The regulator will power up when the input voltage exceeds the UVLO voltage level. If there
is a requirement for a higher UVLO voltage, the SHDN can be used to adjust the input voltage UVLO by using
external resistors.
7.3.5 Current Limit
The LMR14010A implements current mode control which uses the internal COMP voltage to turn off the high
side MOSFET on a cycle by cycle basis. Each cycle the switch current and internal COMP voltage are
compared, when the peak switch current intersects the COMP voltage, the high-side switch is turned off. During
overcurrent conditions that pull the output voltage low, the error amplifier will respond by driving the COMP node
high, increasing the switch current. The error amplifier output is clamped internally, which functions as a switch
current limit.
l TEXAS INSTRUMENTS
9
LMR14010A
www.ti.com
SLUSD87 –MARCH 2018
Product Folder Links: LMR14010A
Submit Documentation FeedbackCopyright © 2018, Texas Instruments Incorporated
Feature Description (continued)
7.3.6 Thermal Shutdown
The device implements an internal thermal shutdown to protect itself if the junction temperature exceeds 170°C
typical. The thermal shutdown forces the device to stop switching when the junction temperature exceeds the
thermal trip threshold. Once the junction temperature decreases below 160°C typical, the device reinitiates the
power-up sequence.
7.4 Device Functional Modes
7.4.1 Continuous Conduction Mode
The LMR14010A steps the input voltage down to a lower output voltage. In continuous conduction mode (when
the inductor current never reaches zero at steady state), the buck regulator operates in two cycles. The power
switch is connected between VIN and SW. In the first cycle of operation the transistor is closed and the diode is
reverse biased. Energy is collected in the inductor, the load current is supplied by COUT and the current through
the inductor is rising. During the second cycle the transistor is open and the diode is forward biased due to the
fact that the inductor current cannot instantaneously change direction. The energy stored in the inductor is
transferred to the load and output capacitor. The ratio of these two cycles determines the output voltage. The
output voltage is defined approximately as: D = VOUT/VIN and D' = (1-D) where D is the duty cycle of the switch,
D and D' will be required for design calculations.
7.4.2 Eco-mode™
The LMR14010A operates in Eco-mode™ at light-load currents to improve efficiency by reducing switching and
gate drive losses. For Eco-mode™ operation, the LMR14010A senses peak current, not average or load current,
so the load current where the device enters Eco-mode™ is dependent on VIN, VOUT and the output inductor
value. When the load current is low and the output voltage is within regulation, the device enters Eco-mode™
(see Figure 12) and draws only 28-µA input quiescent current.
l TEXAS INSTRUMENTS $$
LMR14010A
5V, 1A
CB
SW
FB
Cboot
100nF
L1
22µH
SHDN
VIN VIN
GND
D1
Cin
2.2µF/50V
Cout
22µF
R1
54.9k
R2
10k
C1out (optional)
100µF
Copyright © 2018, Texas Instruments Incorporated
10
LMR14010A
SLUSD87 –MARCH 2018
www.ti.com
Product Folder Links: LMR14010A
Submit Documentation Feedback Copyright © 2018, Texas Instruments Incorporated
8 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
8.1 Application Information
The LMR14010A is a step down DC-to-DC regulator. It is typically used to convert a higher DC voltage to a lower
DC voltage with a maximum output current of 1 A. The following design procedure can be used to select
components for the LMR14010A. This section presents a simplified discussion of the design process.
8.2 Typical Application
Figure 5. LMR14010A Application Circuit, 5-V Output
8.2.1 Design Requirements
8.2.1.1 Step-By-Step Design Procedure
This example details the design of a high-frequency switching regulator using ceramic output capacitors. A few
parameters must be known in order to start the design process. These parameters are typically determined at the
system level:
PARAMETER VALUE
Input voltage, VIN 9 V to 16 V, typical 12 V
Output voltage, VOUT 5.0 V ± 3%
Maximum output current example IO_max 1 A
Minimum output current example IO_min 0.1 A
Transient response 0.03 A to 0.6 A 5%
Output voltage ripple 1%
Switching frequency fSW 700 kHz
Target during load transient Overvoltage peak value 106% of output voltage
Undervoltage value 91% of output voltage
l TEXAS INSTRUMENTS :) [AD In max X m mmax>< 1/="" ,m="" j12="">
2
ripple
L peak o
I
I I
2 2
1
12
L-RMS o ripple
I I I
max
max
( )u 
u u
out in out
ripple in o sw
V V V
IV L f
max
min max
u
u u
in out out
oo IND in sw
V V V
LI K V f
11
LMR14010A
www.ti.com
SLUSD87 –MARCH 2018
Product Folder Links: LMR14010A
Submit Documentation FeedbackCopyright © 2018, Texas Instruments Incorporated
8.2.2 Detailed Design Procedure
8.2.2.1 Custom Design With WEBENCH® Tools
Click here to create a custom design using the LMR14010A device with the WEBENCH® Power Designer.
1. Start by entering the input voltage (VIN), output voltage (VOUT), and output current (IOUT) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.
The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time
pricing and component availability.
In most cases, these actions are available:
• Run electrical simulations to see important waveforms and circuit performance
• Run thermal simulations to understand board thermal performance
• Export customized schematic and layout into popular CAD formats
• Print PDF reports for the design, and share the design with colleagues
Get more information about WEBENCH tools at www.ti.com/WEBENCH.
8.2.2.2 Output Inductor Selection
The most critical parameters for the inductor are the inductance, peak current and the DC resistance. The
inductance is related to the peak-to-peak inductor ripple current, the input and the output voltages. Since the
ripple current increases with the input voltage, the maximum input voltage is always used to determine the
inductance. Equation 1 is used to calculate the minimum value of the output inductor, where KIND is ripple current
percentage. A reasonable value is setting the ripple current to be 30% (KIND) of the DC output current. For this
design example, the minimum inductor value is calculated to be 16.4 µH, and a nearest standard value was
chosen: 22 µH. For the output filter inductor, it is important that the RMS current and saturation current ratings
not be exceeded. The RMS and peak inductor current can be found from Equation 3 and Equation 4. The
inductor ripple current is 0.22 A, and the RMS current is 1 A. As the equation set demonstrates, lower ripple
currents will reduce the output voltage ripple of the regulator but will require a larger value of inductance. A good
starting point for most applications is 22 μH with a 1.6-A current rating. Using a rating near 1.6 A will enable the
LMR14010A to current limit without saturating the inductor. This is preferable to the LMR14010A going into
thermal shutdown mode and the possibility of damaging the inductor if the output is shorted to ground or other
long-term overload.
(1)
(2)
(3)
(4)
l TEXAS INSTRUMENTS XA mu (V/ 7 w L 7 WWW V" L 7 1 Wm
_
_
o ripple
ESR L ripple
V
RI
_
_
1 1
8
! u
u
out o ripple
L ripple
CV
fsw
I
2 2
2 2
( )
( )
! u
out o Ioh Iol
C L Vf Vi
2u '
!
u '
out
out out
I
Cfsw V
12
LMR14010A
SLUSD87 –MARCH 2018
www.ti.com
Product Folder Links: LMR14010A
Submit Documentation Feedback Copyright © 2018, Texas Instruments Incorporated
8.2.2.3 Output Capacitor Selection
The selection of COUT is mainly driven by three primary considerations. The output capacitor will determine the
modulator pole, the output voltage ripple, and how the regulator responds to a large change in load current. The
output capacitance needs to be selected based on the most stringent of these three criteria.
The desired response to a large change in the load current is the first criteria. The regulator usually needs two or
more clock cycles for the control loop to see the change in load current and output voltage and adjust the duty
cycle to react to the change. The output capacitance must be large enough to supply the difference in current for
2 clock cycles while only allowing a tolerable amount of droop in the output voltage. Equation 5 shows the
minimum output capacitance necessary to accomplish this. For this example, the transient load response is
specified as a 3% change in Vout for a load step from 0.1 A to 1 A (full load). For this example, ΔIOUT =1-0.1=
0.9 A and ΔVOUT = 0.03 × 5 = 0.15 V. Using these numbers gives a minimum capacitance of 17.1 µF. For
ceramic capacitors, the ESR is usually small enough to ignore in this calculation. Aluminum electrolytic and
tantalum capacitors have higher ESR that should be taken into account.
The stored energy in the inductor will produce an output voltage overshoot when the load current rapidly
decreases. The output capacitor must also be sized to absorb energy stored in the inductor when transitioning
from a high load current to a lower load current. Equation 6 is used to calculate the minimum capacitance to
keep the output voltage overshoot to a desired value. Where L is the value of the inductor, IOH is the output
current under heavy load, IOL is the output under light load, Vf is the final peak output voltage, and Vi is the initial
capacitor voltage. For this example, the worst case load step will be from 1 A to 0.1 A. The output voltage will
increase during this load transition and the stated maximum in our specification is 3 % of the output voltage. This
will make Vo_overshoot = 1.03 × 5 = 5.15 V. Vi is the initial capacitor voltage which is the nominal output voltage
of 5 V. Using these numbers in Equation 6 yields a minimum capacitance of 14.3 µF.
Equation 7 calculates the minimum output capacitance needed to meet the output voltage ripple specification.
Where fsw is the switching frequency, Vo_ripple is the maximum allowable output voltage ripple, and IL_ripple is
the inductor ripple current. Equation 7 yields 0.26 µF.
Equation 8 calculates the maximum ESR an output capacitor can have to meet the output voltage ripple
specification. Equation 8 indicates the ESR should be less than 680 mΩ. Additional capacitance de-ratings for
aging, temperature and dc bias should be factored in which will increase this minimum value. For this example,
22 µF ceramic capacitors will be used. Capacitors in the range of 4.7 µF to 100 µF are a good starting point with
an ESR of 0.7 Ωor less.
(5)
(6)
(7)
(8)
8.2.2.4 Schottky Diode Selection
The breakdown voltage rating of the diode is preferred to be 25% higher than the maximum input voltage. In the
target application, the current rating for the diode should be equal to the maximum output current for best
reliability in most applications. In cases where the input voltage is not much greater than the output voltage the
average diode current is lower. In this case it is possible to use a diode with a lower average current rating,
approximately (1-D) × IOUT, however the peak current rating should be higher than the maximum load current. A
1-A to 2-A rated diode is a good starting point.
TEXAS INSTRUMENTS
max 0.25u
'
u
out
in in
I
VC fsw
min
min min
( )
u u in out
out
cirms out in in
V V
V
I I V V
13
LMR14010A
www.ti.com
SLUSD87 –MARCH 2018
Product Folder Links: LMR14010A
Submit Documentation FeedbackCopyright © 2018, Texas Instruments Incorporated
8.2.2.5 Input Capacitor Selection
A low ESR ceramic capacitor is needed between the VIN pin and ground pin. This capacitor prevents large
voltage transients from appearing at the input. Use a 1-µF to 10-µF value with X5R or X7R dielectric. Depending
on construction, a ceramic capacitor’s value can decrease up to 50% of its nominal value when rated voltage is
applied. Consult with the capacitor manufactures data sheet for information on capacitor derating over voltage
and temperature. The capacitor must also have a ripple current rating greater than the maximum input current
ripple of the LMR14010A. The input ripple current can be calculated using below Equations.
For this example design, one 2.2-µF, 50-V capacitor is selected. The input capacitance value determines the
input ripple voltage of the regulator. The input voltage ripple can be calculated using Equation 10. Using the
design example values, IOUTMAX =1A,CIN = 2.2 µF, ƒSW = 700 kHz, yields an input voltage ripple of 162 mV and
an rms input ripple current of 0.5 A.
(9)
(10)
8.2.2.6 Bootstrap Capacitor Selection
A 0.1-µF ceramic capacitor or larger is recommended for the bootstrap capacitor (Cboot). For applications where
the input voltage is close to output voltage a larger capacitor is recommended, generally 0.1 µF to 1 µF to ensure
plenty of gate drive for the internal switches and a consistently low RDSON. A ceramic capacitor with an X7R or
X5R grade dielectric with a voltage rating of 10 V or higher is recommended because of the stable characteristics
over temperature and voltage.
Below are the recommended typical output voltage inductor/capacitor combinations for optimized total solution
size.
P/N VOUT (V) R1 (kΩ) R2 (kΩ) L (µH) COUT (µF)
LMR14010A 5 54.9 (1%) 10 (1%) 22 22
LMR14010A 5.7 64.9 (1%) 10 (1%) 22 22
LMR14010A 12 147 (1%) 10 (1%) 22 10
l TEXAS INSTRUMENTS ‘ WWer (9
Time (200 µs/DIV)
VSHND (5 V/DIV)
VSW (10 V/DIV)
VOUT (5 V/DIV)
IINDUCTOR (1 A/DIV)
Time (100 µs/DIV)
VSHND (5 V/DIV)
VSW (10 V/DIV)
VOUT (5 V/DIV)
IINDUCTOR (1 A/DIV)
Time (400 µs/DIV)
VSHND (5 V/DIV)
VSW (10 V/DIV)
VOUT (10 V/DIV)
IINDUCTOR (1 A/DIV)
Time (400 µs/DIV)
VSHND (5 V/DIV)
VSW (10 V/DIV)
VOUT (10 V/DIV)
IINDUCTOR (1 A/DIV)
Time (1 µs/DIV)
VOUT (10 mV/DIV, AC coupled)
VSW (5 V/DIV)
Time (800 µs/DIV)
VOUT (50 mV/DIV, AC coupled)
IINDUCTOR (500 mA/DIV)
14
LMR14010A
SLUSD87 –MARCH 2018
www.ti.com
Product Folder Links: LMR14010A
Submit Documentation Feedback Copyright © 2018, Texas Instruments Incorporated
8.2.3 Application Performance Curves
Unless otherwise noted, VIN = 12 V, L = 22 µH, COUT = 22 µF, TA= 25°C
Figure 6. Switching Node and Output Voltage
Waveform (VIN = 12 V, VOUT = 5 V, ILoad = 1 A) Figure 7. Load Transient Between 0.1 A and 1 A
(VIN= 12 V, VOUT = 5 V)
Figure 8. Start-up Waveform
(VIN = 18 V, VOUT= 12 V, ILoad= 800 mA) Figure 9. Shutdown Waveform
(VIN = 18 V, VOUT = 12 V, ILoad= 800 mA)
Figure 10. Start-Up Waveform
(VIN = 12 V, VOUT = 5 V, ILoad = 800 mA) Figure 11. Shutdown Waveform
(VIN = 12 V, VOUT = 5 V, ILoad= 800 mA)
l TEXAS INSTRUMENTS
Time (200 µs/DIV)
VSW (5 V/DIV)
VOUT (20 mV/DIV, AC coupled)
IINDUCTOR (100 mA/DIV)
15
LMR14010A
www.ti.com
SLUSD87 –MARCH 2018
Product Folder Links: LMR14010A
Submit Documentation FeedbackCopyright © 2018, Texas Instruments Incorporated
Unless otherwise noted, VIN = 12 V, L = 22 µH, COUT = 22 µF, TA= 25°C
Figure 12. Eco-mode™ Operation (VIN = 12 V, VOUT = 5 V, No Load)
9 Power Supply Recommendations
The LMR14010A is designed to operate from an input voltage supply range between 4 V and 40 V. This input
supply should be able to withstand the maximum input current and maintain a voltage above 4 V. The resistance
of the input supply rail should be low enough that an input current transient does not cause a high enough drop
at the LMR14010A supply voltage that can cause a false UVLO fault triggering and system reset. If the input
supply is located more than a few inches from the LMR14010A, additional bulk capacitance may be required in
addition to the ceramic input capacitors.
‘5‘ TEXAS INSTRUMENTS
16
LMR14010A
SLUSD87 –MARCH 2018
www.ti.com
Product Folder Links: LMR14010A
Submit Documentation Feedback Copyright © 2018, Texas Instruments Incorporated
10 Layout
10.1 Layout Guidelines
Layout is a critical portion of good power supply design. The following guidelines will help users design a PCB
with the best power conversion performance, thermal performance, and minimized generation of unwanted EMI.
1. The feedback network, resistors R1 and R2, should be kept close to the FB pin, and away from the inductor
to minimize coupling noise into the feedback pin.
2. The input capacitor CIN must be placed close to the VIN pin. This will reduce copper trace inductance which
effects input voltage ripple of the device.
3. The inductor L1 should be placed close to the SW pin to reduce magnetic and electrostatic noise.
4. The output capacitor COUT should be placed close to the junction of L1 and the diode D1. The L1, D1 and
COUT trace should be as short as possible to reduce conducted and radiated noise.
5. The ground connection for the diode, CIN and COUT should be tied to the system ground plane in only one
spot (preferably at the COUT ground point) to minimize conducted noise in the system ground plane.
10.2 Layout Example
Figure 13. LMR14010A Layout Example
l TEXAS INSTRUMENTS
17
LMR14010A
www.ti.com
SLUSD87 –MARCH 2018
Product Folder Links: LMR14010A
Submit Documentation FeedbackCopyright © 2018, Texas Instruments Incorporated
11 Device and Documentation Support
11.1 Device Support
11.1.1 Development Support
11.1.1.1 Custom Design With WEBENCH® Tools
Click here to create a custom design using the LMR14010A device with the WEBENCH® Power Designer.
1. Start by entering the input voltage (VIN), output voltage (VOUT), and output current (IOUT) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.
The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time
pricing and component availability.
In most cases, these actions are available:
• Run electrical simulations to see important waveforms and circuit performance
• Run thermal simulations to understand board thermal performance
• Export customized schematic and layout into popular CAD formats
• Print PDF reports for the design, and share the design with colleagues
Get more information about WEBENCH tools at www.ti.com/WEBENCH.
11.2 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper
right corner, click on Alert me to register and receive a weekly digest of any product information that has
changed. For change details, review the revision history included in any revised document.
11.3 Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.
11.4 Trademarks
Eco-mode, E2E are trademarks of Texas Instruments.
WEBENCH is a registered trademark of Texas Instruments.
11.5 Electrostatic Discharge Caution
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
11.6 Glossary
SLYZ022 —TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
l TEXAS INSTRUMENTS
18
LMR14010A
SLUSD87 –MARCH 2018
www.ti.com
Product Folder Links: LMR14010A
Submit Documentation Feedback Copyright © 2018, Texas Instruments Incorporated
12 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
I TEXAS INSTRUMENTS Sample: Sample:
PACKAGE OPTION ADDENDUM
www.ti.com 10-Dec-2020
Addendum-Page 1
PACKAGING INFORMATION
Orderable Device Status
(1)
Package Type Package
Drawing Pins Package
Qty Eco Plan
(2)
Lead finish/
Ball material
(6)
MSL Peak Temp
(3)
Op Temp (°C) Device Marking
(4/5)
Samples
LMR14010ADDCR ACTIVE SOT-23-THIN DDC 6 3000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 1N72
LMR14010ADDCT ACTIVE SOT-23-THIN DDC 6 250 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 1N72
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
I TEXAS INSTRUMENTS
PACKAGE OPTION ADDENDUM
www.ti.com 10-Dec-2020
Addendum-Page 2
I-III
www.ti.com
PACKAGE OUTLINE
C
0.20
0.12 TYP 0.25
3.05
2.55
4X 0.95
1.1
0.7
0.1
0.0 TYP
6X 0.5
0.3
0.6
0.3 TYP
1.9
0 -8 TYP
A
3.05
2.75
B
1.75
1.45
SOT-23 - 1.1 max heightDDC0006A
SMALL OUTLINE TRANSISTOR
4214841/C 04/2022
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-193.
34
0.2 C A B
16
INDEX AREA
PIN 1
GAGE PLANE
SEATING PLANE
0.1 C
SCALE 4.000
www.ti.com
EXAMPLE BOARD LAYOUT
0.07 MAX
ARROUND 0.07 MIN
ARROUND
6X (1.1)
6X (0.6)
(2.7)
4X (0.95)
(R0.05) TYP
4214841/C 04/2022
SOT-23 - 1.1 max heightDDC0006A
SMALL OUTLINE TRANSISTOR
NOTES: (continued)
4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
SYMM
LAND PATTERN EXAMPLE
EXPLOSED METAL SHOWN
SCALE:15X
SYMM
1
34
6
SOLDER MASK
OPENING
METAL UNDER
SOLDER MASK
SOLDER MASK
DEFINED
EXPOSED METAL
METAL
SOLDER MASK
OPENING
NON SOLDER MASK
DEFINED
SOLDERMASK DETAILS
EXPOSED METAL
www.ti.com
EXAMPLE STENCIL DESIGN
(2.7)
4X(0.95)
6X (1.1)
6X (0.6)
(R0.05) TYP
SOT-23 - 1.1 max heightDDC0006A
SMALL OUTLINE TRANSISTOR
4214841/C 04/2022
NOTES: (continued)
6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
7. Board assembly site may have different recommendations for stencil design.
SOLDER PASTE EXAMPLE
BASED ON 0.125 THICK STENCIL
SCALE:15X
SYMM
SYMM
1
34
6
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an
application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license
is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you
will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these
resources.
TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with
such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for
TI products.
TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated