Datenblatt für TPS3703-Q1 von Texas Instruments

U Ordering & Technical Design a E Suppon s . . quahly documentation development (raming TEXAS INSTRUMENTS 35 w w w \ ov mm
TPS3703-Q1
Overvoltage and Undervoltage Reset IC With Time Delay and Manual Reset
1 Features
• AEC-Q100 qualified for automotive applications:
– Temperature grade 1: –40°C to +125°C, TA
– Device HBM ESD classification level 2
– Device CDM ESD classification level C7B
•Functional Safety-Capable
–Documentation available to aid functional safety
system design
• Input voltage range: 1.7 V to 5.5 V
• Undervoltage lockout (UVLO): 1.7 V
• Low quiescent current: 7 µA (Max)
• High threshold accuracy:
– ± 0.25% (typical)
– ± 0.7% (–40°C to +125°C)
• Fixed window threshold levels
– 50-mV steps from 500 mV to 1.3 V
– 1.5 V, 1.8 V, 2.5 V, 2.8 V, 2.9 V 3.3 V, 5 V
– Available in UV threshold only
– Window tolerance available from ±3% to ±7%
• User adjustable voltage threshold levels
• Internal glitch immunity and hysteresis
• Fixed time delay options: 50 µs, 1 ms, 5 ms, 10
ms, 20 ms, 100 ms, 200 ms
• Programmable time delay option with a single
external capacitor
• Open-drain active low UV and OV monitor
• RESET voltage latching output mode
2 Applications
•Advanced driver assistance system (ADAS)
•ADAS domain controller
•Automotive infotainment and cluster
•Digital cockpit
•HEV/EV
RESET
VDD
SENSE MR
CT
GND
RESET
VCORE
Processor
OV Threshold
UV Threshold
Optional
Up to
5.5V
TPS3703Q1
1
Monitor Voltage
10k
2
34
5
6
Integrated Overvoltage and Undervoltage
Detection
3 Description
The TPS3703-Q1 device is an integrated overvoltage
(OV) and undervoltage (UV) monitor or reset IC in
industry’s smallest 6-pin DSE package. This highly
accurate voltage supervisor is ideal for systems
that operate on low-voltage supply rails and have
narrow margin supply tolerances. Low threshold
hysteresis prevent false reset signals when the
monitored voltage supply is in its normal range of
operation. Internal glitch immunity and noise filters
further eliminate false resets resulting from erroneous
signals.
The TPS3703-Q1 does not require any external
resistors for setting overvoltage and undervoltage
reset thresholds, which further optimizes overall
accuracy, cost, solution size, and improves reliability
for safety systems. The Capacitor Time (CT) pin is
used to select between the two available reset time
delays designed into each device and also to adjust
the reset time delay by connecting a capacitor. A
separate SENSE input pin and VDD pin allow for the
redundancy sought by high-reliability systems.
This device has a low typical quiescent current
specification of 4.5 µA (typical). The TPS3703-Q1 is
suitable for automotive applications and is qualified for
AEC-Q100 Grade 1.
Device Information(1)
PART NUMBER PACKAGE BODY SIZE (NOM)
TPS3703-Q1 WSON (6) 1.50 mm × 1.50 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
VIT+(OV) Accuracy (%)
Frequency (%)
-0.4 -0.3 -0.2 -0.1 0 0.1 0.2 0.3 0.4
0
5
10
15
20
25
30
35
D004
Typical Overvoltage Accuracy Distribution
TPS3703-Q1
SBVS344D – NOVEMBER 2018 – REVISED MARCH 2021
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
I TEXAS INSTRUMENTS
Table of Contents
1 Features............................................................................1
2 Applications..................................................................... 1
3 Description.......................................................................1
4 Revision History.............................................................. 2
5 Device Comparison......................................................... 3
6 Pin Configuration and Functions...................................4
7 Specifications.................................................................. 5
7.1 Absolute Maximum Ratings........................................ 5
7.2 ESD Ratings............................................................... 5
7.3 Recommended Operating Conditions.........................5
7.4 Thermal Information....................................................6
7.5 Electrical Characteristics.............................................6
7.6 Timing Requirements..................................................7
7.7 Timing Diagrams.........................................................8
7.8 Typical Characteristics.............................................. 10
8 Detailed Description......................................................14
8.1 Overview................................................................... 14
8.2 Functional Block Diagram......................................... 14
8.3 Feature Description...................................................14
8.4 Device Functional Modes..........................................16
9 Application and Implementation.................................. 17
9.1 Application Information............................................. 17
9.2 Typical Applications.................................................. 22
10 Power Supply Recommendations..............................26
10.1 Power Supply Guidelines........................................26
11 Layout........................................................................... 26
11.1 Layout Guidelines................................................... 26
11.2 Layout Example...................................................... 26
12 Device and Documentation Support..........................27
12.1 Device Support....................................................... 27
12.2 Documentation Support.......................................... 29
12.3 Receiving Notification of Documentation Updates..29
12.4 Support Resources................................................. 29
12.6 Electrostatic Discharge Caution..............................29
12.7 Glossary..................................................................29
13 Mechanical, Packaging, and Orderable
Information.................................................................... 29
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision C (February 2020) to Revision D (March 2021) Page
• Updated the numbering format for tables, figures, and cross-references throughout the document .................1
• Included Functional Safety bullets ..................................................................................................................... 1
• Replaced Device Comparison Table with device nomenclature legend............................................................. 3
Changes from Revision B (September 2019) to Revision C (February 2020) Page
• Changed reset time delay nomenclature (tD): J to M by A to H.......................................................................... 7
Changes from Revision A (May 2019) to Revision B (September 2019) Page
• Deleted OV only throughout document. .............................................................................................................1
• Changed from threshold tolerance to window tolerance throughout document. ................................................1
• Added new voltage variants for window and UV only......................................................................................... 3
• Added pinout description for package................................................................................................................ 4
• Changed functional block diagram for clarity between variants. ......................................................................14
• Added UV only normal operation condition. .................................................................................................... 16
• Changed equation to correctly reflect resistor divider. .....................................................................................20
• Changed to R1 from RSENSE ............................................................................................................................ 20
Changes from Revision * (November 2018) to Revision A (May 2019) Page
• Changed from Advance Information to Production Data release ...................................................................... 1
TPS3703-Q1
SBVS344D – NOVEMBER 2018 – REVISED MARCH 2021 www.ti.com
2Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TPS3703-Q1
I TEXAS INSTRUMENTS TPS 3703 X X EX XXX RQ1 HTfif—fl 7: UV/OV : 7%
5 Device Comparison
Figure 5-1 shows the device nomenclature of the TPS3703-Q1. For all possible voltages, window tolerance, time
delays, and UV threshold options, see Table 12-1. Contact TI sales representatives or on TI's E2E forum for
details and availability of other options; minimum order quantities apply.
TPS 3703 X X XXX XXX RQ1
Time Delay Op on
A: CT (open) 10 ms, CT (VDD) = 200 ms
B: CT (open) 1 ms, CT (VDD) = 20 ms
C: CT (open) 5 ms, CT (VDD) = 100 ms
D: CT (open) 50 µs, CT (VDD) = 50 µs
…
Nominal Threshold Op on
050: 0.50V
...
500: 5.00V
Tolerance Op on
3: UV/OV = 3%
4: UV/OV = 4%
5: UV/OV = 5%
6: UV/OV = 6%
7: UV/OV = 7%
Package
DSE: WSON (6-pin)
Figure 5-1. Device Nomenclature Legend
www.ti.com
TPS3703-Q1
SBVS344D – NOVEMBER 2018 – REVISED MARCH 2021
Copyright © 2021 Texas Instruments Incorporated Submit Document Feedback 3
Product Folder Links: TPS3703-Q1
TEXAS INSTRUMENTS Ebb WWW
6 Pin Configuration and Functions
SENSE
VDD
CT RESET
MR
GND
Figure 6-1. DSE Package, 6-Pin WSON, Top View
Table 6-1. Pin Functions
PIN I/O DESCRIPTION
NO. NAME
1 SENSE I
Input for the monitored supply voltage rail. When the SENSE voltage goes above the overvoltage
threshold or below the undervoltage threshold, the RESET pin is driven low. Connect to VDD pin if
monitoring VDD supply voltage.
2 VDD I Supply voltage input pin. Good analog design practice is to place a 0.1-μF ceramic capacitor close to
this pin.
3 CT I
Capacitor time delay pin. The CT pin offers two fixed time delays by connecting CT pin to VDD or
leaving it floating. Delay time can be programmed by connecting an external capacitor reference to
ground.
4 RESET O
Active-low, open-drain output. This pin goes low when the SENSE voltage rises above the internally
overvoltage threshold (VIT+) or below the undervoltage threshold (VIT–). See the timing diagram in
Figure 8-2 for more details. Connect this pin to a pull-up resistor terminated to the desired pull-up
voltage.
5 GND — Ground
6 MR I
Manual reset (MR), pull this pin to a logic low (VMR_L) to assert a reset signal . After the MR pin is
deasserted the output goes high after the reset delay time(tD) expires. MR can be left floating when not
in use.
TPS3703-Q1
SBVS344D – NOVEMBER 2018 – REVISED MARCH 2021 www.ti.com
4Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TPS3703-Q1
TEXAS INSTRUMENTS
7 Specifications
7.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted)(1)
MIN MAX UNIT
Voltage
VDD –0.3 6
V
VRESET –0.3 6
VCT –0.3 6
VSENSE –0.3 6
VMR –0.3 6
Current IRESET ±40 mA
Temperature (2)
Continuous total power dissipation See the Thermal Information
Operating junction temperature, TJ–40 150
°COperating free-air temperature, TA–40 150
Storage temperature, Tstg –65 150
(1) Stresses beyond values listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress
ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under
Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device
reliability.
(2) As a result of the low dissipated power in this device, it is assumed that TJ = TA.
7.2 ESD Ratings
VALUE UNIT
V(ESD)
Electrostatic
discharge
Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1) ±2000
V
Charged-device model (CDM), per AEC
Q100-011
All pins ±500
Corner pins ±750
(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification
7.3 Recommended Operating Conditions
MIN NOM MAX UNIT
VDD Supply pin voltage 1.7 5.5 V
VSENSE Input pin voltage 0 5.5 V
VCT CT pin voltage(1) (3) VDD V
VRESET Output pin voltage 0 5.5 V
VMR MR pin voltage(2) 0 5.5 V
IRESET Output pin current 0.3 10 mA
TJJunction temperature (free-air temperature) –40 125 ℃
(1) CT pin connected to VDD pin requires a pullup resistor; 10 kΩ is recommended.
(2) If the logic signal driving MR is less than VDD, then additional current flows into VDD and out of MR.
(3) The maximum rating is VDD or 5.5 V, whichever is smaller.
www.ti.com
TPS3703-Q1
SBVS344D – NOVEMBER 2018 – REVISED MARCH 2021
Copyright © 2021 Texas Instruments Incorporated Submit Document Feedback 5
Product Folder Links: TPS3703-Q1
TEXAS INSTRUMENTS
7.4 Thermal Information
THERMAL METRIC(1)
TPS3703-Q1
UNITDSE (WSON)
PINS
RθJA Junction-to-ambient thermal resistance 184.2 °C/W
RθJC(top) Junction-to-case (top) thermal resistance 30.6 °C/W
RθJB Junction-to-board thermal resistance 86.4 °C/W
ΨJT Junction-to-top characterization parameter 13.4 °C/W
ΨJB Junction-to-board characterization parameter 86.1 °C/W
RθJC(bot) Junction-to-case (bottom) thermal resistance N/A °C/W
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report.
7.5 Electrical Characteristics
At 1.7 V ≤ VDD ≤ 5.5 V, CT = MR = Open, RESET Voltage (VRESET) = 10 kΩ to VDD, RESET load = 10 pF, and over the
operating free-air temperature range of – 40°C to 125°C, unless otherwise noted. Typical values are at TJ = 25°C, typical
conditions at VDD = 3.3 V.
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
VDD Supply voltage 1.7 5.5 V
UVLO Under voltage lockout(3) VDD falling below 1.7 V 1.2 1.7 V
VPOR Power on reset voltage(2) VOL(max) = 0.25 V, IOUT = 15 µA 1 V
VIT+(OV) Positive- going threshold accuracy –0.7 ±0.25 0.7 %
VIT-(UV) Negative-going threshold accuracy –0.7 ±0.25 0.7 %
VHYS Hysteresis voltage(1) 0.3 0.55 0.8 %
IDD Supply current VDD ≤ 5.5 V 4.5 7 µA
ISENSE Input current, SENSE pin VSENSE = 5 V 1 1.5 µA
VOL Low level output voltage
VDD = 1.7 V, IOUT = 0.4 mA 250 mV
VDD = 2 V, IOUT = 3 mA 250 mV
VDD = 5 V, IOUT = 5 mA 250 mV
ILKG Open drain output leakage current VDD = VRESET = 5.5 V 300 nA
VMR_L MR logic low input 0.3 V
VMR_H MR logic high input 1.4 V
VCT_H High level CT pin voltage 1.4 V
RMR Manual reset Internal pullup resistance 100 KΩ
ICT CT pin charge current 337 375 413 nA
VCT CT pin comparator threshold voltage(4) 1.133 1.15 1.167 V
(1) Hysteresis is with respect of the tripoint (VIT-(UV), VIT+(OV)).
(2) VPOR is the minimum VDD voltage level for a controlled output state.
(3) RESET pin is driven low when VDD falls below UVLO.
(4) VCT voltage refers to the comparator threshold voltage that measures the voltage level of the external capacitor at CT pin.
TPS3703-Q1
SBVS344D – NOVEMBER 2018 – REVISED MARCH 2021 www.ti.com
6Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TPS3703-Q1
TEXAS INSTRUMENTS
7.6 Timing Requirements
At 1.7 V ≤ VDD ≤ 5.5 V, CT = MR = Open, RESET Voltage (VRESET) = 10 kΩ to VDD, RESET load = 10 pF, and over the
operating free-air temperature range of – 40°C to 125°C, unless otherwise noted. Typical values are at TJ = 25°C, typical
conditions at VDD = 3.3 V.
MIN NOM MAX UNIT
tD
Reset time delay, TPS3703A, TPS3703E CT = Open 7 10 13
ms
Reset time delay, TPS3703A, TPS3703E CT = 10 kΩ to VDD 140 200 260
Reset time delay, TPS3703B, TPS3703F CT = Open 0.7 1 1.3
Reset time delay, TPS3703B, TPS3703F CT = 10 kΩ to VDD 14 20 26
Reset time delay, TPS3703C, TPS3703G CT = Open 3.5 5 6.5
Reset time delay, TPS3703C, TPS3703G CT = 10 kΩ to VDD 70 100 130
Reset time delay, TPS3703D, TPS3703H CT = 10 kΩ to VDD
CT = Open 50 µs
tPD Propagation detect delay(1) (2) 15 30 µs
tROutput rise time(1) (3) 2.2 µs
tFOutput fall time(1) (3) 0.2 µs
tSD Startup delay(4) 300 µs
tGI (VIT-) Glitch Immunity undervoltage VIT-(UV), 5% Overdrive(1) 3.5 µs
tGI (VIT+) Glitch Immunity overvoltage VIT+(OV), 5% Overdrive(1) 3.5 µs
tGI ( MR) Glitch Immunity MR pin 25 ns
tPD ( MR) Propagation delay from MR low to assert RESET 500 ns
tMR_W MR pin pulse width duration to assert RESET 1 µs
tD ( MR) MR reset time delay tDms
(1) 5% Overdrive from threshold. Overdrive % = [VSENSE - VIT] / VIT; Where VIT stands for VIT-(UV) or VIT+(OV)
(2) tPD measured from threhold trip point (VIT-(UV) or VIT+(OV)) to RESET VOL voltage
(3) Output transitions from VOL to 90% for rise times and 90% to VOL for fall times.
(4) During the power-on sequence, VDD must be at or above VDD (MIN) for at least tSD + tD before the output is in the correct state.
www.ti.com
TPS3703-Q1
SBVS344D – NOVEMBER 2018 – REVISED MARCH 2021
Copyright © 2021 Texas Instruments Incorporated Submit Document Feedback 7
Product Folder Links: TPS3703-Q1
l TEXAS INSTRUMENTS e[l3°/a to 7%] Toleranc
7.7 Timing Diagrams
All percentages are calculated with respect to typical VIT
Tolerance[-3% to -7%] Tolerance[+3% to +7%]
[ -1.5% = -0.7%-0.8%) ]
0.5%
[ -1.0% = -0.7%-0.3%) ]
[ -1.25% = -0.7%-0.55%) ]
VIT+(OV)
[0.55%]
[-0.25%]
[0.25%]
[-0.7%] VIT+(OV) - VHYS
[-0.8%]
[-0.3%]
[-0.55%]
Hys band for VIT+(OV)
[0.7%]
[0.55%] [0.55%]
[ -0.1% = 0.7%-0.8%) ]
0.5%
[ 0.4% = 0.7%-0.3%) ]
[ 0.15% = 0.7%-0.55%) ]
Overdrive[2.5%] above VIT+(OV)
[0.25%]
[-0.25%]
[0.55%]
[0.55%]
Hys band for VIT-(UV)
VIT-(UV)
Accuracy at 25ºC
Accuracy across (-40ºC to 125ºC)
[ 0.1% = -0.7%+0.8%) ]
[ -0.4% = -0.7%+0.3% ]
[ -0.15% = -0.7%+0.55%) ]
[0.8%]
[0.3%]
[0.55%]
[ 1.5% = 0.7%+0.8%) ]
[ 1.0% = 0.7%+0.3%) ]
[ 1.25% = 0.7%+0.55%) ]
Overdrive [2.5%] below VIT-(UV)
VIT-(UV) + VHYS
0.5%
0.5%
[0.55%]
[-0.25%]
[0.25%]
[-0.7%]
[0.7%]
Accuracy at 25ºC
Accuracy across (-40ºC to 125ºC)
Nominal monitored voltage
Figure 7-1. Voltage Threshold and Hysteresis Accuracy
TPS3703-Q1
SBVS344D – NOVEMBER 2018 – REVISED MARCH 2021 www.ti.com
8Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TPS3703-Q1
b TEXAS INSTRUMENTS
tD
VIT
Hysteresis
Hysteresis
VDD(MIN)
VPOR
UVLO
RESET tD tPD
Undefined
SENSE
VDD
VIT+(OV)
VIT+(OV) - VHYS
VIT-(UV)
VIT-(UV) + VHYS
tPD
tD
tSD
A. VDD = 2 V, RPU = 10 kΩ to VDD.
B. Variant D (time delay bypass) has a ~40 µs pulse at RESET pin during power up window, this is present only when the power cycle off time is longer than 10 seconds, this behavior will not
occur if the SENSE pin is within window of operation during VDD power up.
Figure 7-2. SENSE Timing Diagram
www.ti.com
TPS3703-Q1
SBVS344D – NOVEMBER 2018 – REVISED MARCH 2021
Copyright © 2021 Texas Instruments Incorporated Submit Document Feedback 9
Product Folder Links: TPS3703-Q1
TEXAS INSTRUMENTS
7.8 Typical Characteristics
at TJ = 25°C, VDD = 3.3 V, and RPU = 10 kΩ (unless otherwise noted)
Temperature (qC)
Accuracy (%)
-50 -25 0 25 50 75 100 125
-0.2
-0.15
-0.1
-0.05
0
0.05
0.1
0.15
0.2
D001
0.8 V
1.2 V
1.8 V
3.3 V
5.0 V
Tested across multiple voltage options
Figure 7-3. Undervoltage Accuracy vs Temperature
Temperature (qC)
Accuracy (%)
-50 -25 0 25 50 75 100 125
-0.2
-0.15
-0.1
-0.05
0
0.05
0.1
0.15
0.2
D002
0.8 V
1.2 V
1.8 V
3.3 V
5.0 V
Tested across multiple voltage options
Figure 7-4. Overvoltage Accuracy vs Temperature
VIT-(UV) Accuracy (%)
Frequency (%)
-0.4 -0.3 -0.2 -0.1 0 0.1 0.2 0.3 0.4
0
5
10
15
20
25
30
35
D003
Sample Size of 100 TPS3703A7125 units
Figure 7-5. Undervoltage Accuracy Distribution
VIT+(OV) Accuracy (%)
Frequency (%)
-0.4 -0.3 -0.2 -0.1 0 0.1 0.2 0.3 0.4
0
5
10
15
20
25
30
35
D004
Sample Size of 100 TPS3703A7125 units
Figure 7-6. Overvoltage Accuracy Distribution
Temperature (qC)
Accuracy (%)
-50 -25 0 25 50 75 100 125
0.5
0.52
0.54
0.56
0.58
0.6
D005
0.8 V
1.2 V
1.8 V
3.3 V
5.0 V
Tested across multiple voltage options
Figure 7-7. Undervoltage Hysteresis Voltage Accuracy vs
Temperature
Temperature (qC)
Accuracy (%)
-50 -25 0 25 50 75 100 125
0.5
0.52
0.54
0.56
0.58
0.6
D006
0.8 V
1.2 V
1.8 V
3.3 V
5.0 V
Tested across multiple voltage options
Figure 7-8. Overvoltage Hysteresis Voltage Accuracy vs
Temperature
TPS3703-Q1
SBVS344D – NOVEMBER 2018 – REVISED MARCH 2021 www.ti.com
10 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TPS3703-Q1
I TEXAS INSTRUMENTS / // fl
7.8 Typical Characteristics (continued)
at TJ = 25°C, VDD = 3.3 V, and RPU = 10 kΩ (unless otherwise noted)
Temperature (qC)
Supply Current (PA)
-50 -25 0 25 50 75 100 125
2
3
4
5
6
7
D007
VDD = 1.7 V
VDD = 3.3 V
VDD = 5.5 V
Output ( RESET Pin) = High
Figure 7-9. Supply Current vs Temperature
Temperature (qC)
Supply Current (PA)
-50 -25 0 25 50 75 100 125
2
3
4
5
6
D008
VDD = 1.7 V
VDD = 3.3 V
VDD = 5.5 V
Output ( RESET Pin) = Low
Figure 7-10. Supply Current vs Temperature
Overdrive (%)
SENSE Glitch Immunity (Ps)
0 5 10 15 20 25 30 35 40 45 50 55
9
10
11
12
13
14
15
16
D009
-40qC
25qC
125qC
VDD = 1.7 V
Figure 7-11. SENSE Glitch Immunity (VIT-) vs Overdrive
Overdrive (%)
SENSE Glitch Immunity (Ps)
0 5 10 15 20 25 30 35 40 45 50 55
9
10
11
12
13
14
15
16
D010
-40qC
25qC
125qC
VDD = 1.7 V
Figure 7-12. SENSE Glitch Immunity (VIT+) vs Overdrive
Overdrive (%)
SENSE Glitch Immunity (Ps)
0 5 10 15 20 25 30 35 40 45 50 55
3
4
5
6
7
8
9
D011
-40qC
25qC
125qC
VDD = 5.5 V
Figure 7-13. SENSE Glitch Immunity (VIT-) vs Overdrive
Overdrive (%)
SENSE Glitch Immunity (Ps)
0 5 10 15 20 25 30 35 40 45 50 55
3
4
5
6
7
8
9
D012
-40qC
25qC
125qC
VDD = 5.5 V
Figure 7-14. SENSE Glitch Immunity (VIT+) vs Overdrive
www.ti.com
TPS3703-Q1
SBVS344D – NOVEMBER 2018 – REVISED MARCH 2021
Copyright © 2021 Texas Instruments Incorporated Submit Document Feedback 11
Product Folder Links: TPS3703-Q1
TEXAS INSTRUMENTS 03 025 ne // // asu :uo
7.8 Typical Characteristics (continued)
at TJ = 25°C, VDD = 3.3 V, and RPU = 10 kΩ (unless otherwise noted)
IRESET (mA)
VOL (V)
0 1 2 3 4 5
0
0.05
0.1
0.15
0.2
0.25
0.3
D013
-40qC
25qC
125qC
VDD = 1.7 V
Figure 7-15. Low-Level Output Voltage vs RESET current
IRESET (mA)
VOL (V)
0 1 2 3 4 5
0
0.05
0.1
0.15
0.2
0.25
D014
-40qC
25qC
125qC
VDD = 5.5 V
Figure 7-16. Low-Level Output Voltage vs RESET current
Temperature (qC)
MR Threshold (V)
-50 -25 0 25 50 75 100 125
0.3
0.4
0.5
0.6
D015
VMR_H
VMR_L
VDD = 1.7 V
Figure 7-17. SET Threshold vs Temperature
Temperature (qC)
MR Threshold (V)
-50 -25 0 25 50 75 100 125
1.04
1.06
1.08
1.1
1.12
1.14
1.16
D016
VMR_H
VMR_L
VDD = 5.5 V
Figure 7-18. SET Threshold vs Temperature
Temperature (qC)
ICT (nA)
-50 -25 0 25 50 75 100 125
365
370
375
380
385
390
D017
1.7 V
5.5 V
Figure 7-19. CT Current vs CT value
CT (nF)
RESET Timeout (ms)
0.1 1 10 100 1000
0.1
1
10
100
500
D018
-40qC
25qC
125qC
Figure 7-20. RESET Timeout vs CT Capacitor
TPS3703-Q1
SBVS344D – NOVEMBER 2018 – REVISED MARCH 2021 www.ti.com
12 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TPS3703-Q1
I TEXAS INSTRUMENTS
7.8 Typical Characteristics (continued)
at TJ = 25°C, VDD = 3.3 V, and RPU = 10 kΩ (unless otherwise noted)
CT (nF)
RESET Timeout (ms)
0.1 1 10
0.1
1
55
D019
-40qC
25qC
125qC
Figure 7-21. Timeout vs CT Capacitor (0.1 to 10 nF)
Temperature (qC)
tPD(SENSE) (Ps)
-50 -25 0 25 50 75 100 125
0
2
4
6
8
10
12
D020
VDD = 1.7 V
VDD = 3.3 V
VDD = 5.5 V
Figure 7-22. Detect Propagation Delay vs Temperature
www.ti.com
TPS3703-Q1
SBVS344D – NOVEMBER 2018 – REVISED MARCH 2021
Copyright © 2021 Texas Instruments Incorporated Submit Document Feedback 13
Product Folder Links: TPS3703-Q1
l TEXAS INSTRUMENTS saw m u UV (mm .m. 17 7 J m; imi> mm "L s ‘n—m 4» \F/ nv rampalakvv Wu GNU Undevvolldge Only Versvun 0ND Wlndow Vemon
8 Detailed Description
8.1 Overview
The TPS3703-Q1 family of devices combines two voltage comparators and a precision voltage reference for
overvoltage and undervoltage detection. The TPS3703-Q1 features a highly accurate window threshold voltages
(±0.7% over temperature) and a variety voltage threshold variants.
The TPS3703-Q1 includes the resistors used to set the overvoltage and undervoltage thresholds internal to the
device. These internal resistors allow for lower component counts and greatly simplifies the design because no
additional margins are needed to account for the accuracy of external resistors.
TPS3703-Q1 version A, B and C has three time delay settings, two fixed by connecting CT pin to VDD through
a resistor and leaving CT floating and a programmable time delay setting that only requires a single capacitor
connected from CT pin to ground.
Manual Reset ( MR) allows for sequencing or hard reset by driving the MR pin below VMR_L.
The TPS3703-Q1 is designed to assert active low output signals when the monitored voltage is outside the safe
window. The relationship between the monitored voltage and the states of the outputs is shown in Table 8-1.
8.2 Functional Block Diagram
*For all possible voltages, window tolerance, time delays, and UV threshold options, see Table 12-1.
8.3 Feature Description
8.3.1 VDD
The TPS3703-Q1 is designed to operate from an input voltage supply range between 1.7 V to 5.5 V. An input
supply capacitor is not required for this device; however, if the input supply is noisy good analog practice is to
place a 1-µF capacitor between the VDD pin and the GND pin.
VDD needs to be at or above VDD(MIN) for at least the start-up delay (tSD+ tD) for the device to be fully functional.
8.3.2 SENSE
The TPS3703-Q1 combines two comparators with a precision reference voltage and a trimmed resistor divider.
This configuration optimizes device accuracy because all resistor tolerances are accounted for in the accuracy
and performance specifications. Both comparators also include built-in hysteresis that provides noise immunity
and ensures stable operation.
Although not required in most cases, for noisy applications good analog design practice is to place a 1-nF to
10-nF bypass capacitor at the SENSE input in order to reduce sensitivity to transient voltages on the monitored
signal.
When monitoring VDD supply voltage, the SENSE pin can be connected directly to VDD. The output ( RESET) is
high impedance when voltage at the SENSE pin is between upper and lower boundary of threshold.
TPS3703-Q1
SBVS344D – NOVEMBER 2018 – REVISED MARCH 2021 www.ti.com
14 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TPS3703-Q1
{5‘ TEXAS INSTRUMENTS DD
8.3.3 RESET
In a typical TPS3703-Q1 application, the RESET output is connected to a reset or enable input of a processor
[such as a digital signal processor (DSP), application-specific integrated circuit (ASIC), or other processor type]
or the enable input of a voltage regulator [such as a DC-DC converter or low-dropout regulator (LDO)].
The TPS3703-Q1 has an open drain active low output that requires a pull-up resistor to hold these lines high
to the required voltage logic. Connect the pull-up resistor to the proper voltage rail to enable the output to be
connected to other devices at the correct interface voltage levels. To ensure proper voltage levels, give some
consideration when choosing the pull-up resistor values. The pull-up resistor value is determined by VOL, output
capacitive loading, and output leakage current. These values are specified in Section 7. The open drain output
can be connected as a wired-OR logic with other open drain signals such as another TPS3703-Q1 RESET pin.
Table 8-1 describes the scenarios when the output ( RESET) is either asserted low or high impedance.
tPD
VSENSE
UV Limit
VIT+(OV)
VIT+(OV) - VHYS
VIT-(UV)
VIT-(UV) + VHYS
RESET
OV Limit
tD tD
tPD
Figure 8-1. RESET output
8.3.4 Capacitor Time (CT)
The CT pin provides the user the functionality of both high-precision, factory-programmed, reset delay timing
options and user-programmable, reset delay timing. The CT pin can be pulled up to VDD through a resistor, have
an external capacitor to ground, or can be left unconnected. The configuration of the CT pin is re-evaluated by
the device every time the voltage on the SENSE line enters the valid window (VIT-(UV) < VSENSE < VIT+(OV)). The
pin evaluation is controlled by an internal state machine that determines which option is connected to the CT pin.
The sequence of events takes 450 μs to determine if the CT pin is left unconnected, pulled up through a resistor,
or connected to a capacitor. If the CT pin is being pulled up to VDD, then a pull-up resistor is required, 10 kΩ is
recommended.
8.3.5 Manual Reset ( MR)
The manual reset ( MR) input allows a processor or other logic circuits to initiate a reset. A logic low on MR
causes RESET to assert. After MR returns to a logic high and the SENSE pin voltage is within a valid window
((VIT-(UV) < VSENSE < VIT+(OV)) , RESET is deasserted after the reset delay time (tD). If MR is not controlled
externally, then MR can either be connected to VDD or left floating because the MR pin is internally pulled up to
VDD. Figure Figure 8-2 shows the relation between MR and RESET.
www.ti.com
TPS3703-Q1
SBVS344D – NOVEMBER 2018 – REVISED MARCH 2021
Copyright © 2021 Texas Instruments Incorporated Submit Document Feedback 15
Product Folder Links: TPS3703-Q1
v TEXAS INSTRUMENTS Vmw Vm: Vmw
VIT+(OV)
VIT+(OV) - VHYS
VIT-(UV)
VIT-(UV) + VHYS
Hysteresis
Hysteresis
tD(MR)
VMR_L
tMR_W
Pulse < tGI (MR)
tPD (MR)
RESET
SENSE
Pulse < VMR_L
MR
VMR_H
A. RESET pulls up to VDD with 10 kΩ.
B. To initiate and continue time reset counter both conditions must be met MR pin above VMR_H or floating and VSENSE between VIT-(UV) +
VHYS and VIT+(OV) - VHYS
C. MR is ignored during output RESET low event
Figure 8-2. Manual Reset Timing Diagram
8.4 Device Functional Modes
Table 8-1. Functional Mode Truth Table
DESCRIPTION CONDITION MR PIN VDD PIN OUTPUT ( RESET
PIN)
Normal Operation VIT–(UV) < SENSE < VIT+(OV) Open or above VMR_H VDD > VDD(MIN) High
Normal Operation
(UV Only) SENSE > VIT-(UV) Open or above VMR_H VDD > VDD(MIN) High
Over Voltage
detection SENSE > VIT+(OV) Open or above VMR_H VDD > VDD(MIN) Low
Under Voltage
detection SENSE < VIT-(UV) Open or above VMR_H VDD > VDD(MIN) Low
Manual reset VIT–(UV) < SENSE < VIT+(OV) Below VMR_L VDD > VDD(MIN) Low
UVLO engaged VIT–(UV) < SENSE < VIT+(OV) Open or above VMR_H VPOR < VDD < UVLO Low
8.4.1 Normal Operation (VDD > VDD(MIN))
When the voltage on VDD is greater than VDD(MIN) for approximately (tSD+ tD), the RESET output state will
correspond to the SENSE pin voltage with respect to the threshold limits, when SENSE voltage is outside of
threshold limits the RESET voltage will be low (VOL).
8.4.2 Undervoltage Lockout (VPOR < VDD < UVLO)
When the voltage on VDD is less than the device UVLO voltage but greater than the power-on reset voltage
(VPOR), the RESET pin will be held low , regardless of the voltage on SENSE pin.
8.4.3 Power-On Reset (VDD < VPOR)
When the voltage on VDD is lower than the required voltage (VPOR) to internally pull the asserted output to GND,
RESET signal is undefined and is not to be relied upon for proper device function.
TPS3703-Q1
SBVS344D – NOVEMBER 2018 – REVISED MARCH 2021 www.ti.com
16 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TPS3703-Q1
9 Application and Implementation
Note
Information in the following applications sections is not part of the TI component specification,
and TI does not warrant its accuracy or completeness. TI’s customers are responsible for
determining suitability of components for their purposes, as well as validating and testing their design
implementation to confirm system functionality.
9.1 Application Information
9.1.1 Voltage Threshold Accuracy
Voltage monitoring requirements vary depending on the voltage supply tolerance of the device being powered.
Due to the high precision of the TPS3703-Q1 (±0.7% Max), the device allows for a wider supply voltage margins
and threshold headroom for tight tolerance applications.
For example, take a DC/DC regulator providing power to a core voltage rail of an MCU. The MCU has a
tolerance of ±5% of the nominal output voltage of the DC/DC. The user sets an ideal voltage threshold of ±4%
which allows for ±1% of threshold accuracy. Since the TPS3703-Q1 threshold accuracy is higher than ±1%, the
user has more supply voltage margin which can allow for a relaxed power supply design. This gives flexibility
to the DC/DC to use a smaller output capacitor or inductor because of a larger voltage window for voltage
ripple and transients. There is also headroom between the minimum system voltage and voltage tolerance of the
MCU to ensure that the voltage supply will never be in the region of potential failure of malfunction without the
TPS3703-Q1 asserting a reset signal.
Figure 9-1 illustrates the supply undervoltage margin and accuracy of the TPS3703-Q1 for the example
explained above. Using a low accuracy supervisor will eat into the available budget for the power supply ripple
and transient response. This gives less flexibility to the user and a more stringent DC/DC converter design.
DC/DC nominal output
Regulator output voltage accuracy
Margin for ripple and transients
0.7% Allowed threshold tolerance
- 0.7% Minimum system voltage
0%
4%
5%
Potential Failure or Malfunction
+
Supply
Voltage
Margin
Voltage
Threshold
Accuracy
Figure 9-1. TPS3703-Q1 Voltage Threshold Accuracy
www.ti.com
TPS3703-Q1
SBVS344D – NOVEMBER 2018 – REVISED MARCH 2021
Copyright © 2021 Texas Instruments Incorporated Submit Document Feedback 17
Product Folder Links: TPS3703-Q1
I TEXAS INSTRUMENTS r'l LJ L.‘ '_1 LJ w%% 1 TI 1 TI 1 TI
9.1.2 CT Reset Time Delay
The TPS3703-Q1 features three options for setting the reset delay (tD): connecting a capacitor to the CT pin,
connecting a pull-up resistor to VDD, and leaving the CT pin unconnected. Figure 9-2 shows a schematic
drawing of all three options. To determine which option is connected to the CT pin, an internal state machine
controls the internal pulldown device and measures the pin voltage. This sequence of events takes 450 μs
to determine which timing option is used. Every time the voltage on the SENSE line enters the valid window
(VIT-(UV) + VHYS < VSENSE < VIT+(OV) -VHYS, the state machine determines the CT option.
VDD
ICT
CT
VDD
CT
10 k
CT
User Programmable
Capacitor to GND 10 NŸ5HVLVWRUWR9'' CT Unconnected
VDD
VDD
ICT
VDD
ICT
VDD
Cap
Control
Cap
Control
Cap
Control
Figure 9-2. CT Charging Circuit
9.1.2.1 Factory-Programmed Reset Delay Timing
To use the factory-programmed timing options, the CT pin must either be left unconnected or pulled up to VDD
through a 10 kΩ pull-up resistor. Using these options enables a high-precision reset delay timing, as shown in
Table 9-1.
Table 9-1. Reset Delay Time for Factory-Programmed Reset Delay Timing
VARIANT RESET DELAY TIME (tD)VALUE
CT = Capacitor to GND CT = Floating CT = 10 kΩ to VDD
TPS3703A Programmable tD10 200 ms
TPS3703B Programmable tD1 20 ms
TPS3703C Programmable tD5 100 ms
TPS3703D N/A 50 50 µs
9.1.2.2 Programmable Reset Delay-Timing
The TPS3703 reset time delay is based on internal current source (ICT) to charge external capacitor (CCT) and
read capacitor voltage with internal comparator. The minium value capacitor is 250 pF. There is no limitation on
maximum capacitor the only constrain is imposed by the initial voltage of the capacitor, if CT cap is zero or near
to zero then ideally there is no other constraint on the max capacitor. The typical ideal capacitor value needed for
a given delay time can be calculated using Equation 1, where CCT is in nanofarads (nF) and tD is in ms:
tD = 3.066 × CCT + 0.5 ms (1)
To calculate the minimum and maximum-reset delay time use Equation 2 and Equation 3, respectively.
tD(min) = 2.7427 × CCT + 0.3 ms (2)
tD(max) = 3.4636 × CCT + 0.7 ms (3)
TPS3703-Q1
SBVS344D – NOVEMBER 2018 – REVISED MARCH 2021 www.ti.com
18 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TPS3703-Q1
I TEXAS INSTRUMENTS
The slope of the equation is determined by the time the CT charging current (ICT) takes to charge the
external capacitor up to the CT comparator threshold voltage (VCT). When RESET is asserted, the capacitor
is discharged through the internal CT pulldown resistor. When the RESET conditions are cleared, the internal
precision current source is enabled and begins to charge the external capacitor; when VCT = 1.15 V, RESET
is unasserted. Note that in order to minimize the difference between the calculated RESET delay time and the
actual RESET delay time, use a use a high-quality ceramic dielectric COG, X5R, or X7R capacitor and minimize
parasitic board capacitance around this pin. Table 9-2 lists the reset delay time ideal capacitor values for CCT.
Table 9-2. Reset Delay Time for Ideal Capacitor Values
CCT RESET DELAY TIME (tD), TYPICAL
250 pF 1.27 ms
1 nF 3.57 ms
3.26 nF 10.5 ms
32.6 nF 100.45 ms
65.2 nF 200.40 ms
1uF 3066.50 ms
9.1.3 RESET Latch Mode
The TPS3703-Q1 features a voltage latch mode on the RESET pin when connecting the CT pin to common
ground . A pull-down resistor is recommended to limit current consumption of the system. In latch mode, if the
RESET pin is low or triggers low, the pin will stay low regardless if VSENSE is within the acceptable voltage
boundaries (VIT–(UV) < VSENSE < VIT+(OV)). To unlatch the device provide a voltage to the CT pin that is greater
than the CT pin comparator threshold voltage, VCT. The RESET pin will trigger high instantaneously without any
reset delay. A voltage greater than 1.2 V to recommended to ensure a proper unlatch. Use a series resistance
to limit current when an unlatch voltage is applied. For more information, Section 9.2.2 gives an example of a
typical latch application.
VDD
ICT
CT
10 kResistor to
GND to Latch
VDD
Cap
Control
10 k
Voltage at CT
to Unlatch
10 k
V > VCT
Figure 9-3. RESET Latch Circuit
www.ti.com
TPS3703-Q1
SBVS344D – NOVEMBER 2018 – REVISED MARCH 2021
Copyright © 2021 Texas Instruments Incorporated Submit Document Feedback 19
Product Folder Links: TPS3703-Q1
Em \ r' TEXAS INSTRUMENTS
9.1.4 Adjustable Voltage Thresholds
The TPS3703-Q1 0.7% maximum accuracy allows for adjustable voltage thresholds using external resistors
without adding major inaccuracies to the device. In case that the desired monitored voltage is not available,
external resistor dividers can be used to set the desired voltage thresholds. Figure 9-4 illustrates an example of
how to adjust the voltage threshold with external resistor dividers. The resistors can be calculated depending on
the desired voltage threshold and device part number. TI recommends using the 0.8V voltage threshold device
such as the TPS3703B3080 because of the bypass mode of internal resistor ladder.
For example, consider a 2.0 V rail being monitored (VMON) using the TPS3703B3080 variant. Using Equation
4, R1 = 15 kΩ given that R2 = 10 kΩ, VMON = 2 V , and VSENSE = 0.8 V. This device is typically meant to
monitor a 0.8 V rail with ±3% voltage thresholds. This means that the device undervoltage threshold (VIT-(UV))
and overvoltage threshold (VIT-(OV)) is 0.776 V and 0.824 V respectively. Using Equation 4 , VMON = 1.94 V
when VSENSE = VIT-(UV). This can be denoted as VMON-, the monitored undervoltage threshold where the device
will assert a reset signal. Using Equation 4 again, the monitored overvoltage threshold (VMON+) = 2.06 V when
VSENSE = VIT+(OV). If a wider tolerance or UV only threshold is desired, use a device variant shown on Table 7 to
determine what device part number matches your application.
VSENSE = VMON × (R2 ÷ (R1 + R2)) (4)
There are inaccuracies that must be taken into consideration while adjusting voltage thresholds. Aside from the
tolerance of the resistor divider, there is an internal resistance of the SENSE pin that may affect the accuracy
of the resistor divider. Although expected to be very high impedance, users are recommended to calculate the
values for design specifications. The internal sense resistance (RSENSE) can be calculated by the sense voltage
(VSENSE) divided by the sense current (ISENSE) as shown in Equation 6. VSENSE can be calculated using Equation
4 depending on the resistor divider and monitored voltage. ISENSE can be calculated using Equation 5.
ISENSE = (VMON – VSENSE) ÷ R1 – (VSENSE ÷ R2)(5)
RSENSE = VSENSE ÷ ISENSE (6)
MR
TPS3703-Q1
SENSE RESET
VDD
CT GND
VDD
VDD
R2
10 lQ
R1
VMON
Vsense
Figure 9-4. Adjustable Voltage Threshold with External Resistor Dividers
TPS3703-Q1
SBVS344D – NOVEMBER 2018 – REVISED MARCH 2021 www.ti.com
20 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TPS3703-Q1
I TEXAS INSTRUMENTS
9.1.5 Immunity to SENSE Pin Voltage Transients
The TPS3703-Q1 is immune to short voltage transient spikes on the input pins. Sensitivity to transients depends
on both transient duration and overdrive (amplitude) of the transient.
Overdrive is defined by how much the VSENSE exceeds the specified threshold, and is important to know
because the smaller the overdrive, the slower the response of the outputs ( RESET). Threshold overdrive is
calculated as a percent of the threshold in question, as shown in Equation 7:
Overdrive % = | (VSENSE - (VIT-(UV) or VIT+(OV))) / VIT (Nominal) × 100% | (7)
where:
• VSENSE is the voltage at the SENSE pin
• VIT (Nominal) is the nominal threshold voltage
• VIT-(UV) and VIT+(OV) represent the actual undervoltage or overvoltage tripping voltage
9.1.5.1 Hysteresis
Overvoltage and undervoltage comparators include built-in hysteresis that provides noise immunity and ensures
stable operation. For example if the voltage on the SENSE pin falls below VIT-(UV) or above VIT+(OV), then RESET
is asserted (driven low), then when the voltage on the SENSE pin is between the positive and negative threshold
voltages, RESET deasserts after the user-defined RESET delay time. Figure Figure 9-5 shows the relation
between VIT-(UV),VIT+(OV) and hysteresis voltage (VHYS).
VSENSE
VIT-(UV) + VHYSVIT-(UV)
VRESET
VOL
VIT+(OV) - VHYS VIT+(OV)
Window
(VIT)
Figure 9-5. SENSE Pin Hysteresis
www.ti.com
TPS3703-Q1
SBVS344D – NOVEMBER 2018 – REVISED MARCH 2021
Copyright © 2021 Texas Instruments Incorporated Submit Document Feedback 21
Product Folder Links: TPS3703-Q1
I TEXAS INSTRUMENTS
9.2 Typical Applications
9.2.1 Design 1: Multi-Rail Window Monitoring for Microcontroller Power Rails
A typical application for the TPS3703-Q1 is shown in Figure 9-6. The TPS3703-Q1 is used to monitor two PMIC
voltage rails that powers the core and I/O voltage of the microcontroller that requires accurate reset delay and
voltage supervision. Reference design TIDA-050008 is an ADAS power reference that focuses on improved
voltage supervision. It utilizes the TPS3703-Q1 to monitor the core voltage rail of a MCU similar to the circuit
below.
MR
TPS3703-Q1
SENSE RESET
VDD
CT GND
TPS3703-Q1
SENSE RESET
VDD
CT GND
MR
VDD VDD
VOUT
PMIC VDD
VCORE
VI/O
VOUT
VIN
VDD
Microcontroller
RESET
10 lQ
10 lQ
Figure 9-6. Two TPS3703-Q1 Monitoring Two Microcontroller Power Rails
9.2.1.1 Design Requirements
Table 9-3. Design Parameters
PARAMETER DESIGN REQUIREMENT DESIGN RESULT
Monitored rails
3.3-VI/O nominal, with alerts if outside of ±8% of 3.3
V (including device accuracy), 200 ms reset delay
Worst case VIT+(OV) = 3.554 V (7.7%),
Worst case VIT–(UV) = 3.046 V (-7.7%)
1.2-VCORE nominal, with alerts if outside of ±5%
of 1.2 V (including device accuracy), 10 ms reset
delay
Worst case VIT+(OV) = 1.256 V (4.7%),
Worst case VIT–(UV) = 1.144 V (-4.7%)
Output logic voltage 5-V CMOS 5-V CMOS
Maximum system supervision
current consumption 50 µA 14 µA (7 µA Max each)
9.2.1.2 Detailed Design Procedure
Determine which version of the TPS3703-Q1 best suits the monitored rail (VMON) and window tolerances found
on Table 7. The TPS3703-Q1 allows overvoltage and undervoltage monitoring for precise voltage supervision of
common rails between 0.5 V and 5.0 V. This application calls for very tight monitoring of the rail with only ±5%
of variation allowed on the 1.2V core rail. To ensure this requirement is met, the TPS3703-Q1 was chosen for
its ±4% thresholds. The 3.3V I/O is more flexible and can operate up to 8% variance. Since the TPS3703-Q1
comes in various tolerance options, the ±7% thresholds can be chosen for this voltage rail. To calculate the
worst-case for VIT+(OV) and VIT-(UV), the accuracy must also be taken into account. The worst-case for VIT+(OV)
and VIT-(UV) can be calculated shown in Equation 8 and Equation 9 respectively:
VIT+(OV-Worst Case) = VMON × (%Threshold + 0.7%) = 1.2 × (+4.7%) = 1.256 V (8)
VIT-(UV-Worst Case) = VMON × (%Threshold - 0.7%) = 1.2 × (-4.7%) = 1.144V (9)
When the outputs switch to a high impedance state, the rise time of the RESET pin depends on the pull-up
resistance and the capacitance on that node. Choose pull-up resistors that satisfy both the downstream timing
requirements and the sink current required to have a VOL low enough for the application; 10 kΩ to 1 MΩ resistors
are a good choice for low-capacitive loads.
TPS3703-Q1
SBVS344D – NOVEMBER 2018 – REVISED MARCH 2021 www.ti.com
22 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TPS3703-Q1
I TEXAS INSTRUMENTS VRESET ngs‘n VRESET
9.2.1.3 Application Curves
VSENSE Start up from 0 V to 1.2 V, VDD = 3.3 V, CT = OPEN
VRESET = VDD = 3.3 V, TPS3703A4120
Figure 9-7. TPS3703-Q1 SENSE Start Up Function
VDD Start up from 0 V to 3.3 V, VSENSE = 1.2 V, CT = OPEN
VRESET = VDD = 3.3 V, TPS3703A4120
Figure 9-8. TPS3703-Q1 VDD Start Up Function
VIT+(OV),
1.258V
VIT-(UV),
1.141V
VSENSE ramp from 0 V to 1.4 V, VDD = 3.3 V, CT = OPEN
VRESET = VDD = 3.3 V, TPS3703A4120
Figure 9-9. TPS3703-Q1 Overvoltage and
Undervoltage Function
VDD ramp from 0 V to 3.3 V, VSENSE = 1.2 V, CT = OPEN
VRESET = VDD = 3.3 V,TPS3703A4120
Figure 9-10. TPS3703-Q1 VDD Ramp Up Function
www.ti.com
TPS3703-Q1
SBVS344D – NOVEMBER 2018 – REVISED MARCH 2021
Copyright © 2021 Texas Instruments Incorporated Submit Document Feedback 23
Product Folder Links: TPS3703-Q1
I TEXAS INSTRUMENTS
9.2.2 Design 2: RESET Latch Mode
Another typical application for the TPS3703-Q1 is shown in Figure 9-6. The TPS3703-Q1 is used in a RESET
latch output mode. In latch mode, once RESET driven logic low, it will stay low regardless of the sense voltage. If
the RESET pin is low on start up, it will also stay low regardless of sense voltage.
MR
TPS3703-Q1
SENSE RESET
VDD
CT GND
VDD
VDD
VGPIO
VCORE VCORE
Microcontroller
10 lQ
Microcontroller
VGPIO
10 lQ
10 lQ
Figure 9-11. Window Voltage Monitoring with RESET Latch
9.2.2.1 Design Requirements
Table 9-4. Design Parameters
PARAMETER DESIGN REQUIREMENT DESIGN RESULT
Monitored Rail
1.2-VCORE nominal, with alerts if outside of ±5%
of 1.2 V (including device accuracy), Latch when
RESET is low, until voltage is applied on CT pin.
Worst case VIT+(OV) = 1.256 V (4.7%),
Worst case VIT–(UV) = 1.144 V (-4.7%)
Output logic voltage 5-V CMOS 5-V CMOS
Maximum device current
consumption 15 µA 4.5 µA (Typ), 7 µA (Max)
9.2.2.2 Detailed Design Procedure
The RESET pin can be latched when the CT pin is connected to a common ground with a pull-down resistor.
A 10 kΩ resistors is recommended to limit current consumption. To unlatch the device provide a voltage to the
CT pin that is greater than the CT pin comparator threshold voltage, VCT. A voltage greater than 1.15 V to
recommended to ensure a proper unlatch. Use a series resistance to limit current when an unlatch voltage is
applied. To go back into latch operation, disconnect the voltage on the CT pin. The RESET pin will trigger high
instanously without any reset delay.
TPS3703-Q1
SBVS344D – NOVEMBER 2018 – REVISED MARCH 2021 www.ti.com
24 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TPS3703-Q1
I TEXAS INSTRUMENTS M V . , m , , VRESET
9.2.2.3 Application Curves
VSENSE ramp from 0 V to 1.4V, VDD = 3.3 V, VCT = 0 V VRESET
= VDD = 3.3 V, TPS3703A4120
Figure 9-12. TPS3703-Q1 SENSE Ramp Latch
Function
VCT biased at least to 1.15 V , VSENSE = 1.2 V VRESET = VDD
= 3.3 V, TPS3703A4120
Figure 9-13. TPS3703-Q1 CT Bias Unlatch Function
VSense ramp from 0 V to 1.4 V , VDD = 3.3 V, VRESET =
VDD CT is pulled down after RESET is low, RESET becomes
latched TPS3703A4120
Figure 9-14. TPS3703-Q1 Overvoltage and
Undervoltage Latch Function
VDD ramp up from 0 V to 3.3 V , VSENSE = 1.2 V, CT = 0 V
VRESET = VDD = 3.3 V, TPS3703A4120
Figure 9-15. TPS3703-Q1 VDD Ramp Latch
Function
www.ti.com
TPS3703-Q1
SBVS344D – NOVEMBER 2018 – REVISED MARCH 2021
Copyright © 2021 Texas Instruments Incorporated Submit Document Feedback 25
Product Folder Links: TPS3703-Q1
I TEXAS INSTRUMENTS
10 Power Supply Recommendations
10.1 Power Supply Guidelines
This device is designed to operate from an input supply with a voltage range between 1.7 V to 5.5 V. It has a 6-V
absolute maximum rating on the VDD pin. It is good analog practice to place a 0.1-µF to 1-µF capacitor between
the VDD pin and the GND pin depending on the input voltage supply noise. If the voltage supply providing power
to VDD is susceptible to any large voltage transient that exceed maximum specifications, additional precautions
must be taken. See SNVA849 for more information.
11 Layout
11.1 Layout Guidelines
• Place the external components as close to the device as possible. This configuration prevents parasitic errors
from occurring.
• Avoid using long traces for the VDD supply node. The VDD capacitor, along with parasitic inductance from
the supply to the capacitor, can form an LC circuit and create ringing with peak voltages above the maximum
VDD voltage.
• Avoid using long traces of voltage to the sense pin. Long traces increase parasitic inductance and cause
inaccurate monitoring and diagnostics.
• Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if
possible, and only make perpendicular crossings when absolutely necessary.
11.2 Layout Example
Sense
VDD
CT
MR
GND
RESET
1 …F
VDD
V_Sense
GND
Pull-Up Voltage
10 NŸ
Figure 11-1. Recommended Layout
TPS3703-Q1
SBVS344D – NOVEMBER 2018 – REVISED MARCH 2021 www.ti.com
26 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TPS3703-Q1
I TEXAS INSTRUMENTS
12 Device and Documentation Support
12.1 Device Support
12.1.1 Device Nomenclature
Table 12-1 shows how to decode the function of the device based on its part number.
Table 12-1. Device Naming Convention
DESCRIPTION NOMENCLATURE VALUE
TPS3703 TPS3703
Time delay options: Every
part has two fixed time delay
and adjustable delay option via
external capacitor Part number
Window
(OV & UV)
ACT pin open = 10 ms, CT pin tied to VDD = 200 ms
CT programable with external capacitor
BCT pin open = 1 ms, CT pin tied to VDD = 20 ms
CT programable with external capacitor
CCT pin open = 5 ms, CT pin tied to VDD = 100 ms
CT programable with external capacitor
DCT pin open = 50 µs, CT pin tied to VDD = 50 µs
CT not programable
UV only
ECT pin open = 10 ms, CT pin tied to VDD = 200 ms
CT programable with external capacitor
FCT pin open = 1 ms, CT pin tied to VDD = 20 ms
CT programable with external capacitor
GCT pin open = 5 ms, CT pin tied to VDD = 100 ms
CT programable with external capacitor
HCT pin open = 50 µs, CT pin tied to VDD = 50 µs
CT not programable
Tolerance options: Trigger or threshold
voltage as a percentage of the monitored
threshold voltage
3 Window threshold from nominal value = OV : 3%; UV: –3%
4 Window threshold from nominal value = OV : 4%; UV: –4%
5 Window threshold from nominal value = OV : 5%; UV: –5%
6 Window threshold from nominal value = OV : 6%; UV: –6%
7 Window threshold from nominal value = OV : 7%; UV: –7%
www.ti.com
TPS3703-Q1
SBVS344D – NOVEMBER 2018 – REVISED MARCH 2021
Copyright © 2021 Texas Instruments Incorporated Submit Document Feedback 27
Product Folder Links: TPS3703-Q1
I TEXAS INSTRUMENTS
Table 12-1. Device Naming Convention
(continued)
DESCRIPTION NOMENCLATURE VALUE
Nominal monitor threshold voltage option 050 0.50 V
055 0.55 V
060 0.60 V
065 0.65 V
070 0.70 V
075 0.75 V
080 0.80 V
085 0.85 V
090 0.90 V
095 0.95 V
100 1.00 V
105 1.05 V
110 1.10 V
115 1.15 V
120 1.20 V
125 1.25 V
130 1.30 V
150 1.50 V
180 1.80 V
250 2.50 V
280 2.80 V
290 2.90 V
330 3.30 V
500 5.00 V
Package DSE WSON - 6 pin (1.5 mm × 1.5 mm)
Reel R Large reel
Automotive version Q1 Q100 AEC
TPS3703-Q1
SBVS344D – NOVEMBER 2018 – REVISED MARCH 2021 www.ti.com
28 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: TPS3703-Q1
l TEXAS INSTRUMENTS
12.2 Documentation Support
12.2.1 Evaluation Module
An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the
TPS3703-Q1. The TPS3703-Q1 evaluation module (and related user guide) can be requested at the Texas
Instruments website through the product folders or purchased directly from the TI eStore .
12.3 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on
Subscribe to updates to register and receive a weekly digest of any product information that has changed. For
change details, review the revision history included in any revised document.
12.4 Support Resources
TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight
from the experts. Search existing answers or ask your own question to get the quick design help you need.
Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do
not necessarily reflect TI's views; see TI's Terms of Use.
12.5 Trademarks
TI E2E™ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.
12.6 Electrostatic Discharge Caution
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled
with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may
be more susceptible to damage because very small parametric changes could cause the device not to meet its published
specifications.
12.7 Glossary
TI Glossary This glossary lists and explains terms, acronyms, and definitions.
13 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
www.ti.com
TPS3703-Q1
SBVS344D – NOVEMBER 2018 – REVISED MARCH 2021
Copyright © 2021 Texas Instruments Incorporated Submit Document Feedback 29
Product Folder Links: TPS3703-Q1
I TEXAS INSTRUMENTS Samples Samples Samples Samples Samples Samples Samples Samples Samples Sample: Sample: Samples Samples Samples Samples Samples Samples Samples Samples Samples
PACKAGE OPTION ADDENDUM
www.ti.com 21-Apr-2022
Addendum-Page 1
PACKAGING INFORMATION
Orderable Device Status
(1)
Package Type Package
Drawing Pins Package
Qty Eco Plan
(2)
Lead finish/
Ball material
(6)
MSL Peak Temp
(3)
Op Temp (°C) Device Marking
(4/5)
Samples
TPS3703A4085DSERQ1 ACTIVE WSON DSE 6 3000 RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 L8
TPS3703A4120DSERQ1 ACTIVE WSON DSE 6 3000 RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 AB
TPS3703A4180DSERQ1 ACTIVE WSON DSE 6 3000 RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 AD
TPS3703A4280DSERQ1 ACTIVE WSON DSE 6 3000 RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 H8
TPS3703A4330DSERQ1 ACTIVE WSON DSE 6 3000 RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 AE
TPS3703A5090DSERQ1 ACTIVE WSON DSE 6 3000 RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 GW
TPS3703A5180DSERQ1 ACTIVE WSON DSE 6 3000 RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 GZ
TPS3703A5290DSERQ1 ACTIVE WSON DSE 6 3000 RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 GT
TPS3703A7080DSERQ1 ACTIVE WSON DSE 6 3000 RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 LD
TPS3703A7100DSERQ1 ACTIVE WSON DSE 6 3000 RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 LA
TPS3703A7110DSERQ1 ACTIVE WSON DSE 6 3000 RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 GX
TPS3703A7120DSERQ1 ACTIVE WSON DSE 6 3000 RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 H1
TPS3703A7125DSERQ1 ACTIVE WSON DSE 6 3000 RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 AC
TPS3703A7180DSERQ1 ACTIVE WSON DSE 6 3000 RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 H2
TPS3703A7250DSERQ1 ACTIVE WSON DSE 6 3000 RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 L9
TPS3703A7280DSERQ1 ACTIVE WSON DSE 6 3000 RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 H3
TPS3703A7330DSERQ1 ACTIVE WSON DSE 6 3000 RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 GV
TPS3703B3080DSERQ1 ACTIVE WSON DSE 6 3000 RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 BA
TPS3703B4250DSERQ1 ACTIVE WSON DSE 6 3000 RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 H6
TPS3703B5180DSERQ1 ACTIVE WSON DSE 6 3000 RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 GU
TEXAS INSTRUMENTS Samples Sample: Sample:
PACKAGE OPTION ADDENDUM
www.ti.com 21-Apr-2022
Addendum-Page 2
Orderable Device Status
(1)
Package Type Package
Drawing Pins Package
Qty Eco Plan
(2)
Lead finish/
Ball material
(6)
MSL Peak Temp
(3)
Op Temp (°C) Device Marking
(4/5)
Samples
TPS3703C7115DSERQ1 ACTIVE WSON DSE 6 3000 RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 N9
TPS3703C7500DSERQ1 ACTIVE WSON DSE 6 3000 RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 CF
TPS3703E4080DSERQ1 ACTIVE WSON DSE 6 3000 RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 H7
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
I TEXAS INSTRUMENTS
PACKAGE OPTION ADDENDUM
www.ti.com 21-Apr-2022
Addendum-Page 3
OTHER QUALIFIED VERSIONS OF TPS3703-Q1 :
•Catalog : TPS3703
NOTE: Qualified Version Definitions:
•Catalog - TI's standard catalog product
I TEXAS INSTRUMENTS 5:. V.’
PACKAGE MATERIALS INFORMATION
www.ti.com 9-Aug-2022
TAPE AND REEL INFORMATION
Reel Width (W1)
REEL DIMENSIONS
A0
B0
K0
W
Dimension designed to accommodate the component length
Dimension designed to accommodate the component thickness
Overall width of the carrier tape
Pitch between successive cavity centers
Dimension designed to accommodate the component width
TAPE DIMENSIONS
K0 P1
B0 W
A0
Cavity
QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE
Pocket Quadrants
Sprocket Holes
Q1 Q1Q2 Q2
Q3 Q3Q4 Q4 User Direction of Feed
P1
Reel
Diameter
*All dimensions are nominal
Device Package
Type Package
Drawing Pins SPQ Reel
Diameter
(mm)
Reel
Width
W1 (mm)
A0
(mm) B0
(mm) K0
(mm) P1
(mm) W
(mm) Pin1
Quadrant
TPS3703A4085DSERQ1 WSON DSE 6 3000 178.0 8.4 1.7 1.7 0.95 4.0 8.0 Q2
TPS3703A4120DSERQ1 WSON DSE 6 3000 178.0 8.4 1.7 1.7 0.95 4.0 8.0 Q2
TPS3703A4180DSERQ1 WSON DSE 6 3000 178.0 8.4 1.7 1.7 0.95 4.0 8.0 Q2
TPS3703A4280DSERQ1 WSON DSE 6 3000 178.0 8.4 1.7 1.7 0.95 4.0 8.0 Q2
TPS3703A4330DSERQ1 WSON DSE 6 3000 178.0 8.4 1.7 1.7 0.95 4.0 8.0 Q2
TPS3703A5090DSERQ1 WSON DSE 6 3000 178.0 8.4 1.7 1.7 0.95 4.0 8.0 Q2
TPS3703A5180DSERQ1 WSON DSE 6 3000 178.0 8.4 1.7 1.7 0.95 4.0 8.0 Q2
TPS3703A5290DSERQ1 WSON DSE 6 3000 178.0 8.4 1.7 1.7 0.95 4.0 8.0 Q2
TPS3703A7080DSERQ1 WSON DSE 6 3000 178.0 8.4 1.7 1.7 0.95 4.0 8.0 Q2
TPS3703A7100DSERQ1 WSON DSE 6 3000 178.0 8.4 1.7 1.7 0.95 4.0 8.0 Q2
TPS3703A7110DSERQ1 WSON DSE 6 3000 178.0 8.4 1.7 1.7 0.95 4.0 8.0 Q2
TPS3703A7120DSERQ1 WSON DSE 6 3000 178.0 8.4 1.7 1.7 0.95 4.0 8.0 Q2
TPS3703A7125DSERQ1 WSON DSE 6 3000 178.0 8.4 1.7 1.7 0.95 4.0 8.0 Q2
TPS3703A7180DSERQ1 WSON DSE 6 3000 178.0 8.4 1.7 1.7 0.95 4.0 8.0 Q2
TPS3703A7250DSERQ1 WSON DSE 6 3000 178.0 8.4 1.7 1.7 0.95 4.0 8.0 Q2
TPS3703A7280DSERQ1 WSON DSE 6 3000 178.0 8.4 1.7 1.7 0.95 4.0 8.0 Q2
Pack Materials-Page 1
I TEXAS INSTRUMENTS
PACKAGE MATERIALS INFORMATION
www.ti.com 9-Aug-2022
Device Package
Type Package
Drawing Pins SPQ Reel
Diameter
(mm)
Reel
Width
W1 (mm)
A0
(mm) B0
(mm) K0
(mm) P1
(mm) W
(mm) Pin1
Quadrant
TPS3703A7330DSERQ1 WSON DSE 6 3000 178.0 8.4 1.7 1.7 0.95 4.0 8.0 Q2
TPS3703B3080DSERQ1 WSON DSE 6 3000 178.0 8.4 1.7 1.7 0.95 4.0 8.0 Q2
TPS3703B4250DSERQ1 WSON DSE 6 3000 178.0 8.4 1.7 1.7 0.95 4.0 8.0 Q2
TPS3703B5180DSERQ1 WSON DSE 6 3000 178.0 8.4 1.7 1.7 0.95 4.0 8.0 Q2
TPS3703C7500DSERQ1 WSON DSE 6 3000 178.0 8.4 1.7 1.7 0.95 4.0 8.0 Q2
TPS3703E4080DSERQ1 WSON DSE 6 3000 178.0 8.4 1.7 1.7 0.95 4.0 8.0 Q2
Pack Materials-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com 9-Aug-2022
TAPE AND REEL BOX DIMENSIONS
Width (mm)
W
L
H
*All dimensions are nominal
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
TPS3703A4085DSERQ1 WSON DSE 6 3000 205.0 200.0 33.0
TPS3703A4120DSERQ1 WSON DSE 6 3000 205.0 200.0 33.0
TPS3703A4180DSERQ1 WSON DSE 6 3000 205.0 200.0 33.0
TPS3703A4280DSERQ1 WSON DSE 6 3000 205.0 200.0 33.0
TPS3703A4330DSERQ1 WSON DSE 6 3000 205.0 200.0 33.0
TPS3703A5090DSERQ1 WSON DSE 6 3000 205.0 200.0 33.0
TPS3703A5180DSERQ1 WSON DSE 6 3000 205.0 200.0 33.0
TPS3703A5290DSERQ1 WSON DSE 6 3000 205.0 200.0 33.0
TPS3703A7080DSERQ1 WSON DSE 6 3000 205.0 200.0 33.0
TPS3703A7100DSERQ1 WSON DSE 6 3000 205.0 200.0 33.0
TPS3703A7110DSERQ1 WSON DSE 6 3000 205.0 200.0 33.0
TPS3703A7120DSERQ1 WSON DSE 6 3000 205.0 200.0 33.0
TPS3703A7125DSERQ1 WSON DSE 6 3000 205.0 200.0 33.0
TPS3703A7180DSERQ1 WSON DSE 6 3000 205.0 200.0 33.0
TPS3703A7250DSERQ1 WSON DSE 6 3000 205.0 200.0 33.0
TPS3703A7280DSERQ1 WSON DSE 6 3000 205.0 200.0 33.0
TPS3703A7330DSERQ1 WSON DSE 6 3000 205.0 200.0 33.0
TPS3703B3080DSERQ1 WSON DSE 6 3000 205.0 200.0 33.0
Pack Materials-Page 3
I TEXAS INSTRUMENTS
PACKAGE MATERIALS INFORMATION
www.ti.com 9-Aug-2022
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
TPS3703B4250DSERQ1 WSON DSE 6 3000 205.0 200.0 33.0
TPS3703B5180DSERQ1 WSON DSE 6 3000 205.0 200.0 33.0
TPS3703C7500DSERQ1 WSON DSE 6 3000 205.0 200.0 33.0
TPS3703E4080DSERQ1 WSON DSE 6 3000 205.0 200.0 33.0
Pack Materials-Page 4
MECHANICAL DATA DSE (S—PDSO—N6) PLASTIC SMALL OUTLINE / PW I INDEX AREA 7;; 0,20 ¥EF F I I 0,05 a (A o p N o SEATING FLARE 4207810/A 03/06 NOTES: AII Ihco' cImcns'ons are In mIIrrcIcrs SmuII om‘nc MiLeac (50M package conflquuiIon Ihs package IS IeuciIree A R ’m drowmg 's snbjecI In change Wan ranae c D {I} TEXAS INSrRUMEm-s www.1i.com
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an
application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license
is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you
will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these
resources.
TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with
such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for
TI products.
TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated