Datenblatt für UC2872DWTR von Texas Instruments

M — UNITRDDE
UC1872
UC2872
UC3872
07/99
FEATURES
Controls Different Types of Lamps:
Cold Cathode Fluorescent, Neon, and
Gas Discharge
Zero Voltage Switching (ZVS) of
Push-Pull Drivers
Accurate Control of Lamp Current
Variable Lamp Intensity Control
1µA Disable Current
4.5V to 24V Operation
Open Lamp Detection Circuitry
DESCRIPTION
The UC3872 is a resonant lamp ballast controller optimized for driving
cold cathode fluorescent, neon, and other gas discharge lamps. The res-
onant power stage develops a sinusoidal lamp drive voltage, and mini-
mizes switching loss and EMI generation. Lamp intensity adjustment is
accomplished with a buck regulator, which is synchronized to the external
power stage’s resonant frequency. Suitable for automotive and battery
powered applications, the UC3872 draws only 1µA when disabled.
Soft start and open lamp detect circuitry have been incorporated to mini-
mize component stresses. Open lamp detection is enabled at the comple-
tion of a soft start cycle. The chip is optimized for smooth duty cycle
control to 100%.
Other features include a precision 1.2% reference, undervoltage lockout,
and accurate minimum and maximum frequency control.
Resonant Lamp Ballast Controller
4
6
5
3
2
12
13
1
14
7
8
+
0.5V SYNC
OUT
SENSE
OSCILLATOR
GND
+
+
OPEN
LAMP
DETECT
+
+
UVLO 3.0V
REF
10
9
11
R
S
T
TOGGLE
50k
50k
50k
PUSH PULL
OUTPUTS
N-CHANNEL
VC
AOUT
BOUT
COUT
PGND
0.1V
PWM
1
0.2V
200µA
ZERO DETECT
ZD
CT
SS
INV
COMP
ENBL
REF
VCC
1.5V
20µA
(HIGH=ENABLE)
BUCK DRIVE
P-CHANNEL
EA
BLOCK DIAGRAM
UDG-99112
Note: Pin numbers shown are for DIP package.
application
INFO
available
BOUT E AOUT E vc E cow= E ss E me E INV E CT E IE GND iE PGND m GOUT iE ENBL [a vet; m REF [m we a Zn E GND E] PGND El cou-r E] ENBL E was E REF E zu 3 212019
2
UC1872
UC2872
UC3872
ELECTRICAL CHARACTERISTICS: Unless otherwise stated, these parameters apply for TJ=55°C to +125°C for the
UC1872, –40°C to +85°C for the UC2872, 0°C to +70°C for the UC3872; VCC= 5V, VC = 15V, VENBL = 5V, CT = 1nF, ZD = 1V.
PARAMETER TEST CONDITIONS MIN TYP MAX UNITS
Reference Section
Output Voltage TJ= 25°C 2.963 3.000 3.037 V
Over Temperature 2.940 3.000 3.060 V
Line Regulation VCC = 4.75V to 18V 10 mV
Load Regulation IO= 0 to 5mA 10 mV
Oscillator Section
Free Running Frequency TJ= 25°C 576878kHz
Maximum Synchronization Frequency TJ= 25°C 160 200 240 kHz
Charge Current VCT = 1.5V 180 200 220 µA
Voltage Stability 2%
Temperature Stability 48%
Zero Detect Threshold 0.46 0.5 0.56 V
Error Amp Section
Input Voltage VO= 2V 1.445 1.475 1.505 V
Input Bias Current 0.4 2µA
Open Loop Gain VO= 0.5 to 3V 65 90 dB
Output High VINV = 1.3V 3.1 3.5 3.9 V
ABSOLUTE MAXIMUM RATINGS
Analog Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.3 to +10V
VCC, VC Voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +24V
ZD Input Current
High Impedance Source . . . . . . . . . . . . . . . . . . . . . . +10mA
ZD Input Voltage
Low Impedance Source . . . . . . . . . . . . . . . . . . . . . . . . +24V
Power Dissipation at TA= 25°C. . . . . . . . . . . . . . . . . . . . . . 1W
Storage Temperature . . . . . . . . . . . . . . . . . . . 65°C to +150°C
Lead Temperature. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 300°C
Note 1: Currents are positive into, negative out of the specified
terminal.
Note 2: Consult Packaging Section of Databook for thermal limi-
tations and considerations of package.
DIL-14 (TOP VIEW)
N Package PLCC-20 (Top View)
Q Package
CONNECTION DIAGRAMS
SOIC-16, SSOP-16 (TOP VIEW)
DW, M Package
3
UC1872
UC2872
UC3872
ELECTRICAL CHARACTERISTICS: Unless otherwise stated, these parameters apply for TJ=55°C to +125°C for the
UC1872, –40°C to +85°C for the UC2872, 0°C to +70°C for the UC3872; VCC= 5V, VC = 15V, VENBL = 5V, CT = 1nF, ZD = 1V.
PARAMETER TEST CONDITIONS MIN TYP MAX UNITS
Error Amp Section (cont.)
Output Low VINV = 1.7V 0.1 0.2 V
Output Source Current VINV = 1.3V, VO= 2V –350 –500 µA
Output Sink Current VINV = 1.7V, VO= 2V 10 20 mA
Common Mode Range 0V
IN-1V V
Unity Gain Bandwidth TJ= 25°C (Note 4) 1 MHz
Open Lamp Detect Section
Soft Start Threshold VINV = 0V 2.9 3.4 3.8 V
Open Lamp Detect Threshold VSS = 4.2V 0.6 1.0 1.4 V
Soft Start Current VSS = 2V 10 20 40 µA
Output Section
Output Low Level IOUT = 0, Outputs A and B 0.05 0.2 V
IOUT = 10mA 0.1 0.4 V
IOUT = 100mA 1.5 2.2 V
Output High Level IOUT = 0, Output C 13.9 14.9 V
IOUT =10mA 13.5 14.3 V
IOUT =100mA 12.5 13.5 V
Rise Time TJ= 25°C, Cl = 1nF (Note 4) 30 80 ns
Fall Time TJ= 25°C, Cl = 1nF (Note 4) 30 80 ns
Output Dynamics
Out A and B Duty Cycle 48 49.9 50 %
Out C Max Duty Cycle VINV = 1V 100 %
Out C Min Duty Cycle VINV = 2V 0 %
Under Voltage Lockout Section
Startup Threshold Voltage 3.7 4.2 4.5 V
Hysteresis 120 200 280 mV
Enable Section
Input High Threshold 2V
Input Low Threshold 0.8 V
Input Current VENBL = 5V 150 400 µA
Supply Current Section
VCC Supply Current VCC = 24V 6 14 mA
VC Supply Current VC = 24V 5 12 mA
ICC Disabled VCC = 24V, VENBL = 0V 1 10 µA
Note 3: Unless otherwise specified, all voltages are with respect to ground. Currents are positive into, and negative out of the
specified terminal.
Note 4: Guaranteed by design. Not 100% tested in production.
4
UC1872
UC2872
UC3872
AOUT, BOUT: These outputs provide complementary
drive signals for the push-pull N-channel MOSFETs.
Each one is high for 50% of the time, switching states
each time a zero-detect is sensed.
COMP: COMP is the output terminal of the error ampli-
fier. Compensation components are normally connected
between COMP and INV. Connecting a capacitor from
this pin to ground limits turn on current and blanks the
open lamp detect signal allowing the lamp to start.
COUT: This output directly drives the bulk regulator
P-channel MOSFET. COUT turn-on is synchronized to
each zero-detect, and therefore switches at twice the fre-
quency of AOUT and BOUT. The modulator controlling
COUT is designed to provide smooth control up to 100%
duty cycle.
CT: A capacitor connected between this pin and GND
ground sets the synchronization frequency range. The
capacitor is charged with approximately 200µA, creating
a linear ramp which is used by COUT’s (buck regulator
driver) PWM comparator.
ENBL: When ENBL is driven high the device is enabled.
When ENBL is pulled low, the IC is shut down and typi-
cally draws 1µA.
GND: This pin is the ground reference point for the inter-
nal reference and all thresholds.
INV: This pin is the inverting input to the error amplifier
and the input for the open lamp detect circuitry. If the
voltage at INV is below the 1V open lamp detect thresh-
old, the outputs are disabled.
PGND: This pin is the high current ground connection for
the three output drivers.
REF: This pin is connected to the 3V reference voltage
which is used for the internal logic. Bypass REF to
ground with a 0.01µF ceramic capacitor for proper opera-
tion.
VC: VC is the power supply voltage connection for the
output drivers. Bypass it to ground with a 0.1µF ceramic
capacitor for proper operation.
VCC: VCC is the positive supply voltage for the chip. Its
operating range is from 4.2V to 24V. Bypass VCC to
ground with a 0.1µF ceramic capacitor for proper opera-
tion.
ZD: The zero-detect input senses when the trans-
former’s primary center tap voltage falls to zero to syn-
chronize the sawtooth voltage waveform on CT. The
threshold is approximately 0.5V, providing a small
amount of offset such that with propagation delay,
zero-volt switching occurs. A resistor (typically 10k)
should be connected between ZD and the primary cen-
ter tap to limit input current at turn off.
PIN DESCRIPTIONS
Figure 1 shows a complete application circuit using the
UC3872 Resonant Lamp Ballast Controller. The IC pro-
vides all drive, control and housekeeping functions. The
buck output voltage (transformer center-tap) provides the
zero crossing and synchronization signals.
The buck modulator drives a P-channel MOSFET di-
rectly, and operates over a 0-100% duty-cycle range.
The modulation range includes 100%, allowing operation
with minimal headroom.
The oscillator and synchronization circuitry are shown in
Figure 2. The oscillator is designed to synchronize over a
3:1 frequency range. In an actual application however,
the frequency range is only about 1.5:1. A zero detect
comparator senses the primary center-tap voltage, gen-
erating a synchronization pulse when the resonant wave-
form falls to zero. The actual threshold is 0.5 volts,
providing a small amount of anticipation to offset propa-
gation delay.
The synchronization pulse width is the time required for
the 4mA current sink to discharge the timing capacitor to
0.1 volts. This pulse width limits the minimum linear con-
trol range of the buck regulator. The 200µA current
source charges the capacitor to a maximum of 3 volts. A
comparator blanks the zero detect signal until the capac-
itor voltage exceeds 1 volt, preventing multiple synchro-
nization pulse generation and setting the maximum
frequency. If the capacitor voltage reaches 3 volts (a zero
detection has not occurred) an internal clock pulse is
generated to limit the minimum frequency.
APPLICATION INFORMATION
03 LI +4.5V to +24V L +4.5V to +24V L IRFDsuzo 15mm rm Gui ill 51 Les qu INSBIQ IMH‘”: r 77777777777 : wt? :2 ' Lam Brightness 56 qp Control :13va Ha AOUT 5k 9 D2 H 1mm: R5 son BOUT U63872 man 11 (Lmumv =IouH) GOILTRONIGS 505-761-6900 T : cTXI1osoo-1 L1: cTXIsu-A
5
UC1872
UC2872
UC3872
Figure 1. Typical application.
UDG-93018-2
A unique protection feature incorporated in the UC3872
is the Open Lamp Detect circuit. An open lamp interrupts
the current feedback loop and causes very high second-
ary voltage. Operation in this mode will usually break-
down the transformer’s insulation, causing permanent
damage to the converter. The open lamp detect circuit,
shown in Figure 3 senses the lamp current feedback sig-
nal at the error amplifier’s input, and shuts down the out-
puts if insufficient signal is present. Soft start circuitry
limits initial turn-on currents and blanks the open lamp
detect signal.
Other features are included to minimize external circuitry
requirements. A logic level enable pin shuts down the IC,
allowing direct connection to a battery. During shut-
down, the IC typically draws less than 1µA. The UC3872,
operating from 4.5V to 24V, is compatible with almost all
battery voltages used in portable computers and auto-
motive applications. Undervoltage lockout circuitry dis-
ables operation until sufficient supply voltage is
available, and a 1% voltage reference insures accurate
operation.
APPLICATION INFORMATION (cont.)
INV SS 1.5V EA zouA \ \ — \ 1.ov— 7 \ \ \ \ 3.7vi + Law = Open Lamp (Disable Outputs)
6
UC1872
UC2872
UC3872
APPLICATIONS INFORMATION
7
8
+
+
200µA
+
+
CT
0.1V
3.0V
MAX FREQ
COMPARATOR
0.5V
ZD 1.0V
ZERO DETECT CLK
S
Q
R
4mA
DISCHARGE
COMPARATOR
MIN FREQ
COMPARATOR
Figure 2. UC3872 oscillator section.
Figure 3. UC3872 open lamp detect circuitry.
UNITRODE CORPORATION
7 CONTINENTAL BLVD. • MERRIMACK, NH 03054
TEL. (603) 424-2410 FAX (603) 424-3460
UDG-99005
I TEXAS INSTRUMENTS Samples Samples Samples Sample: Sample: Samples Samples
PACKAGE OPTION ADDENDUM
www.ti.com 10-Dec-2020
Addendum-Page 1
PACKAGING INFORMATION
Orderable Device Status
(1)
Package Type Package
Drawing Pins Package
Qty Eco Plan
(2)
Lead finish/
Ball material
(6)
MSL Peak Temp
(3)
Op Temp (°C) Device Marking
(4/5)
Samples
UC2872DW ACTIVE SOIC DW 16 40 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 UC2872DW
UC2872DWTR ACTIVE SOIC DW 16 2000 RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 UC2872DW
UC3872DW ACTIVE SOIC DW 16 40 RoHS & Green NIPDAU Level-2-260C-1 YEAR 0 to 70 UC3872DW
UC3872DWTR ACTIVE SOIC DW 16 2000 RoHS & Green NIPDAU Level-2-260C-1 YEAR 0 to 70 UC3872DW
UC3872M ACTIVE SSOP DBQ 16 75 RoHS & Green NIPDAU Level-2-260C-1 YEAR 0 to 70 UC3872M
UC3872MG4 ACTIVE SSOP DBQ 16 75 RoHS & Green NIPDAU Level-2-260C-1 YEAR 0 to 70 UC3872M
UC3872MTR ACTIVE SSOP DBQ 16 2500 RoHS & Green NIPDAU Level-2-260C-1 YEAR 0 to 70 UC3872M
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
I TEXAS INSTRUMENTS
PACKAGE OPTION ADDENDUM
www.ti.com 10-Dec-2020
Addendum-Page 2
(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
I TEXAS INSTRUMENTS REEL DIMENSIONS TAPE DIMENSIONS 7 “KO '«Pi» Reel Diameler AD Dimension designed to accommodate the componeni width ED Dimension deSigned to accommodaie me componeni iengm KO Dlmenslun designed to accommodate the eomponeni thickness 7 w OveraH Widlh loe earner cape i p1 Piich between successive cawiy ceniers f T Reel Width (W1) QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE O O O D O O D D SprockeiHules ,,,,,,,,,,, ‘ User Direcllon 0' Feed Pockel Quadrams
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device Package
Type Package
Drawing Pins SPQ Reel
Diameter
(mm)
Reel
Width
W1 (mm)
A0
(mm) B0
(mm) K0
(mm) P1
(mm) W
(mm) Pin1
Quadrant
UC2872DWTR SOIC DW 16 2000 330.0 16.4 10.75 10.7 2.7 12.0 16.0 Q1
UC3872DWTR SOIC DW 16 2000 330.0 16.4 10.75 10.7 2.7 12.0 16.0 Q1
UC3872MTR SSOP DBQ 16 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
PACKAGE MATERIALS INFORMATION
www.ti.com 30-Dec-2020
Pack Materials-Page 1
I TEXAS INSTRUMENTS TAPE AND REEL BOX DIMENSIONS
*All dimensions are nominal
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
UC2872DWTR SOIC DW 16 2000 367.0 367.0 38.0
UC3872DWTR SOIC DW 16 2000 853.0 449.0 35.0
UC3872MTR SSOP DBQ 16 2500 853.0 449.0 35.0
PACKAGE MATERIALS INFORMATION
www.ti.com 30-Dec-2020
Pack Materials-Page 2
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you
permission to use these resources only for development of an application that uses the TI products described in the resource. Other
reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party
intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages,
costs, losses, and liabilities arising out of your use of these resources.
TI’s products are provided subject to TI’s Terms of Sale (https:www.ti.com/legal/termsofsale.html) or other applicable terms available either
on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s
applicable warranties or warranty disclaimers for TI products.IMPORTANT NOTICE
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2021, Texas Instruments Incorporated